Latest News

Ohanami Party (Cherry Blossom Party)!

On March 28, the IEEE MTT-S Japan/Kansai/Nagoya Chapter hosted the DML Lecture (Distinguished Microwave Lecture), in which Prof. Vadim Issakov of the Technische Universität Braunschweig (TU-Braunschweig) gave a lecture on his millimeter-wave radar research.

New phased-array transmitter design overcomes common problems of CMOS technology in the 300 GHz band, as reported by scientists from Tokyo Tech. Thanks to its remarkable area efficiency, low power consumption, and high data rate, the proposed transmitter could pave the way to many technological applications in the 300 GHz band, including body and cell monitoring, radar, 6G wireless communications, and terahertz sensors.

Two innovative design techniques lead to substantial improvements in performance in fractional-N phase locked loops (PLLs), report scientists from Tokyo Tech. The proposed methods are aimed to minimize unwanted signals known as fractional spurs, which typically plague PLLs used in many modern radar systems and wireless transceivers. These efforts could open doors to technological improvements in wireless communication, autonomous vehicles, surveillance, and tracking systems in beyond 5G era.

Dingxin Xu won ISSCC 2023 Student Research Preview (SRP) Poster Award!

Presentation in ISSCC 2024. Regular Session Dingxin Xu, et al.,“A 7GHz Digital PLL with Cascaded Fractional Divider and Pseudo-Differential DTC Achieving -62.1dBc Fractional Spur and 143.7fs Integrated Jitter” Chun Wang, et al.,“A 236-266GHz 4-Element Amplifier-Last Phased-Array Transmitter in 65nm CMOS” Forum Presentation Kenichi Okada, “Low-Power Fractional-N Digital PLL Design Techniques” Keito Yuasa, Yi Zhang, and Chenxin Liu will present their work in Student Research Preview.

Prof. Dr. Vadim Issakov (Technische Universität Braunschweig) came to our lab at Nov. 21st, 2023!

We had a celebration party for Prof. Matsuzawa and Prof. Okada, and more than 90 alumni and guests attended the party. Prof. Masu (Tokyo Tech President) Prof. Dosho (First-graduated doctor) Prof. Miyahara (past Assistant Professor) Prof. Motomura Prof. Ikeda (guest from University of Tokyo) Mr. Yamazaki (doctoral student)

Congratulations!! Chun Wang-san and Dinxin Xu-san!!

Title: Webinars for Young Excellence: Interpolation: Creating a reference free smooth A/D conversion Presenter: Prof. Akira Matsuzawa Abstract: Conventional A/D conversion is performed by comparing the input signal voltage with the reference voltage. On the other hand, by dividing and comparing the output voltages of two amplifiers with different reference voltages with the same input signal voltage, it was found that A/D conversion can be performed. This A/D conversion method is called interpolated A/D conversion. This conversion method enables smooth A/D conversion with a small DNL without adjusting the gain of the amplifier or the reference voltage, and also enables low power consumption by reducing the number of amplifiers. In this talk, we will introduce not only the principles and effects of interpolated A/D conversion, but also conceptual methods in circuit development, such as generalization by intuition and formulation that gave rise to unique A/D conversion methods. A resistive-interpolated Bi-CMOS ADC was developed for home HDTV receivers. A capacitive-interpolated CMOS ADC reduced the power consumption to 1/8 of other ADCs was developed for the portable digital video equipment such as a handy camcorder. A gate-width interpolation CMOS ADC achieved ultra-high-speed operation of 400 MS/s and 1/10 the power consumption of the other ADCs. It is embedded on the world’s first one-chip Mixed Signal SoC for DVD and contributed higher performance and lower cost of DVD recorders. In this talk, we would like you to understand that the interpolated A/D conversion method is not just an idea but was created for the development of A/D converters with high performance and low power in order to realize the new electronic devices. Akira Matsuzawa received B.S., M.S., and Ph.D. degrees in EE from Tohoku University, Sendai, Japan, in 1976, 1978, and 1997. In 1978, he joined Panasonic, and in 2003, joined Tokyo Institute of Technology as a full professor, and in 2018, became professor emeritus and CEO of Tech Idea. He has been developing video-rate ADCs, mixed-signal SoCs and millimeter-wave CMOS transceivers. In 2022, he received IEEE Donald. O. Pederson award in Solid-State Circuits. He is an IEEE Fellow since 2002 and Life-Fellow since 2023.

Okada Laboratory’s website has been renewed!

Yamazaki-san won IEEE SSCS Japan Chapter VDEC Design Award!!

Prof. Inchan Ju visited our lab!

Congratulations on completing your Master’s degree! Keep up the good work in your PhD study!

Xi FU, a doctoral course student, won this-year’s IEEE SSCS Predoctoral Achievement Award. This award is for recognizing his outstanding achievement based on the aveacademic record and promise, quality of publications.

New transceiver design capable of both transmission and reception at frequencies over 100 GHz and at 112 Gb/s data rate could pave the way to 6G technologies, as reported by scientists at Tokyo Tech. By effectively suppressing the self-interference caused by the transmission signal leaking into the receiver, the proposed architecture reaches unprecedented data rates while maintaining a surprisingly compact size.

Prof. Bogdan Staszewski came to our lab at June 9th, 2023! Welcome!!!

Prof. Kenneth O came to our lab at June 7th, 2023! Welcome!!!

Dr. Bodhisatwa Sadhu, from IBM, visited our laboratory! Thank you! image

Prof. Donald Lie came to our lab at March 29th, 2023! Welcome!!!