

# High Data Rate 60 GHz CMOS Transceiver Design

Akira Matsuzawa

Tokyo Institute of Technology

Nov.12. 2015.

# Contents

---

1




- **Background and Motivation**
- **Development of High Data Rate 60 GHz CMOS Transceivers**
- **High Data Rate Circuits Design**
- **Basic Design Method for 60GHz CMOS RF Circuits**
- **High Speed and Low Power ADC**
- **Future Prospect of High Data Rate Wireless Systems**
- **Summary**

# Background and Motivation

# Progress of data rate in 60 GHz band

Our lab. is developing high data rate wireless transceivers.  
28 Gbps has been attained.




# 60GHz bandwidth allocation on IEEE 802.ad

4

**Totally 9 GHz can be used.**

**The use of high # of bit can attain ultra-high data rate com.**


	BPSK	QPSK	16QAM	64QAM
1ch	1.76	3.52	7.04	10.56
2ch	3.52	7.04	14.08	21.12
3ch	5.28	10.56	21.12	31.68
4ch	7.04	14.08	28.16	42.24



# Time for big data contents download

60GHz MM wave can transfer the DVD data within several seconds

Measured average effective data rate as of Jan. 2011	
WiMAX	12 Mbps
LTE	4 Mbps
FTTH (A)	40 Mbps
FTTH (B)	120 Mbps



# WiGig Usage Models


## Instant Wireless Sync

- IP-based P2P applications
- Using I/O PAL



## Wireless Display

- HD streams over HDMI or DP using A/V PAL
- CE, PE and HH usages



## Cordless Computing

- Combination of Wireless display using A/V PAL, sync and I/O using I/O PAL



## Internet Access

- Using native Wi-Fi, 802.11ad support



WiGig White Paper, "Defining the Future of Multi-Gigabit Wireless Communications" July 2010


# Development of High Data Rate 60 GHz CMOS Transceivers

Nov.12. 2015.

# The 1st 60GHz transceiver on ISSCC 2011


8

TOKYO TECH  
Pursuing Excellence




# The 1st 60GHz transceiver on ISSCC 2011

9




**11Gb/s (16QAM)  
8Gb/s (QPSK)**



**20GHz PLL  
65nm CMOS  
Rx:3.8mm<sup>2</sup>  
Tx:3.5mm<sup>2</sup>  
PLL:1.2mm<sup>2</sup>**

Nov.12. 2015.

RF and baseband chips have been developed




# The 2<sup>nd</sup> 60GHz Transceiver on ISSCC 2012

11

TOKYO TECH  
Pursuing Excellence

Full transceiver has been developed.


65nm CMOS (RF)



**10Gb/s (16QAM)**  
**TX: 319mW**  
**RX: 223mW**

K. Okada, et al., ISSCC 2012

40nm CMOS (BB)



Tokyo Tech

Nov.12. 2015.

SONY

Matsuzawa & Okada Lab.


# The 3<sup>rd</sup> 60 GHz Transceiver on ISSCC 2014

12

TOKYO TECH  
Pursuing Excellence

Direct conversion method is used for wider bandwidth and low power

\*K. Okada, A. Matsuzawa., ISSCC 2014




# The 3<sup>rd</sup> 60 GHz Transceiver on ISSCC 2014

13

TOKYO TECH  
Pursuing Excellence

Chip was fabricated in 65 nm CMOS technology




# Chip with antenna in package

14

TOKYO TECH  
Pursuing Excellence

The 60GHz RF chip are mounted on the antenna in package




Nov.12. 2015.

# Chip measurement setup

15

TOKYO TECH  
Pursuing Excellence

Chip was measured with high speed measurement system



- 25-GS/s AWG
- 100-GS/s oscilloscope (33GHz BW)
- 14-dBi horn antennas

# Measured result

16



The world's first 64 QAM has been realized

The world's fastest 28 Gbps has been attained.

Channel	ch.1 58.32GHz	ch.2 60.48GHz	ch.3 62.64GHz	ch.4 64.80GHz	ch.1-ch.4 bond	
Modula-tion	64QAM					16QAM
Data rate	10.56Gb/s	10.56Gb/s	10.56Gb/s	10.56Gb/s	28.16Gb/s	
Conste-llation						
Spec-trum						
TX EVM	-27.1dB	-27.5dB	-28.0dB	-28.8dB	-20.0dB	
TX-to-RX EVM	-24.6dB	-23.9dB	-24.4dB	-26.3dB	-17.2dB	

# Performance comparison

17

Highest data rate with low EVM and power dissipation



	Data rate / Modulation	TX-to-RX EVM	Integration	Power consumption
SiBeam [3]	7.14Gb/s(16QAM)	-19dB	65nm, 32x32-array heterodyne, TX, RX, LO	TX: 1,820mW RX: 1,250mW
Tokyo Tech [4, 5]	16Gb/s(16QAM) 20Gb/s(16QAM)[5]	-21dB	65nm, direct-conversion, TX, RX, LO, antenna, analog & digital BB	TX: 319mW RX: 223mW
IMEC [6]	7Gb/s(16QAM)	-18dB	40nm, direct-conversion, TX, RX, w/o PLL	TX: 167mW RX: 112mW
Toshiba [7]	2.62Gb/s(QPSK)	N/A	65nm, heterodyne, TX, RX, LO, antenna, analog & digital BB	TX: 160mW RX: 233mW
IMEC [8]	7Gb/s(16QAM)	-15dB	40nm, 4-array direct-conversion, TX, RX, LO, antenna	TX: 330mW RX: 284mW for 1 stream
Panasonic [9]	2.5Gb/s(QPSK)	-22dB	90nm, direct-conversion, TX, RX, LO, antenna, analog & digital BB	TX: 347mW RX: 274mW
Broadcom [10]	4.6Gb/s(16QAM)	-20dB	40nm, 16-array heterodyne, TX, RX, LO, antenna, analog/digital BB	TX: 960mW RX: 1190mW
This work	10.56Gb/s(64QAM) 28.16Gb/s(16QAM)	-26dB	65nm, direct-conversion, TX, RX, LO	TX: 251mW RX: 220mW

# High Data Rate Circuits Design

Wider bandwidth and higher SNR are required to attain higher data rate

## Shannon's theory

$$D_{rate} = BW \log_2 \left( 1 + \frac{S}{N} \right)$$

Wider bandwidth

Multi-cascaded amplifier  
Passive mixer circuit

Higher SNR


Injection locked I/Q oscillator  
7 bit ADC

# Effect of the gain flatness

20

TOKYO TECH  
Pursuing Excellence

Poor gain flatness makes ISI (Inter Symbol Interference)  
due to different gain for plus frequency and minus frequency.




Gain Flatness	0dB	2dB	3dB
BER	~0	1.3e-5	3e-3
Constellation			

# Multi-cascaded RF amplifiers

21


TOKYO TECH  
Pursuing Excellence

Multi-cascaded RF amplifier can increase the gain flatness  
due to the distributed resonant frequencies.



Passive mixer with resistive feedback RF amplifier can realize Widely flat impedance, rather than LC impedance matching method.


$$Z_{in}(\omega) \approx 200\Omega // \left\{ R_{SW} + \frac{8}{\pi^2} \operatorname{Re}[Z_{RF}(\omega_{LO})] \right\}$$



# Measured gain of TX circuit

23

The gain flatness of 2 dB is attained for the band width of 4 GHz.




# Required phase noise of IQ-VCO for 16QAM<sup>24</sup>

A phase noise of LT. -90dBc/Hz@1MHz is required for 16QAM systems

A reported phase noise of 60GHz IQ VCO is -76dBc/Hz @1MHz at most

K. Scheir, et al., ISSCC, pp. 494-495, Feb. 2009.




# Q of inductors and capacitor

25

Q of capacitor is rapidly degraded with frequency.


Q of Less than 10 at 60 GHz at most.

→ Low phase noise 60 GHz VCO is hard to be realized.




# Frequency Multiplier

26



- for hetero-dyne TRX
- reasonable for PN and FTR


\*S. Emami, et al., ISSCC 2011



- 30GHz is too high for PN and FTR
- I/Q phase calibration is required.

(20GHz x 3, 15GHz x4 are OK.)

\*\*C. Marcu, et al., ISSCC 2009



- 60GHz QILO\*\*\*
- good for PN and FTR


\*\*\*W. Chan, et al., ISSCC 2008

# Injection locked 60GHz I/Q VCO

27



We have developed the injection locked 60 GHz I/Q VCO  
The 60 GHz quadrature VCO is injected by 20 GHz PLL



A. Musa, K. Okada, A. Matsuzawa., in A-SSCC  
Dig. Tech. Papers, pp. 101–102, Nov. 2010.

# 60GHz Quadrature LO Design

28


TOKYO TECH  
Pursuing Excellence

36/40MHz ref.

20GHz PLL

\*K. Okada, et al., ISSCC 2011

60GHz QILO\*





- 20GHz PLL: 64mW
- 60GHz QILO: 18mW(TX)&15mW(RX)
- QILO frequency range: 58-66GHz
- Phase noise improvement by **injection locking\***
- **-96.5dBc/Hz @ 1MHz** at 61.56GHz

# Injection locking technique

29

Injection locking technique is a very important circuit technique for high frequency signal generation and frequency divider. Phase noise of the oscillator is mandated by the injection signal.



Phase noise

$$PN_{\text{ILO}} = PN_{\text{INJ}} + 20 \log(N)$$

N: Multiple number

9.5dB @ N=3

Locking frequency range

$$f_L \approx \frac{f_o}{2Q} \cdot \frac{I_{inj}}{I_{osc}}$$

# Low phase noise can be realized

30


TOKYO TECH  
Pursuing Excellence

Quadrature injection locked 60GHz oscillator with 20GHz PLL

Low phase noise of -96dBc/Hz @1MHz. Previous one is -76dBc/Hz@1MHz

Best phase noise is achieved.

58-63GHz, -96dBc/Hz-1MHz offset



A. Musa, K. Okada, A. Matsuzawa., in A-SSCC  
Dig. Tech. Papers, pp. 101–102, Nov. 2010.

Nov.12. 2015.

# Basic Design Method for 60GHz CMOS RF Circuits

# Gain and Noise; $f_{\max}$ and $f_T$

32

TOKYO TECH  
Pursuing Excellence


Gain and noise are mainly determined by  $f_{\max}$  and  $f_T$  of Transistor

:( Lower gain

:( MAG is inversely proportional to the logarithm of the operating frequency  $f_c$ .

:( Higher noise

:(  $NF_{\min}$  is proportional to the operating frequency  $f_c$ .



$W_f=2.5\mu\text{m}$ ,  $N_f=32$ ,  $V_{gs}=0.8\text{V}$  and  $V_{ds}=0.8\text{V}$ .

$$G_{\max} \approx \frac{f_{\max}}{f_c}$$

$$NF_{\min} \approx 1 + \left( \frac{f_c}{f_T} \right) \sqrt{1.3g_m(R_g + R_s)}$$

# Basic RF performances


33

$f_{\max}$  and  $f_T$  of MOS transistor will increase continuously.


Gain and NF will be improved by using future CMOS technology.

$$G_{\max} \approx \frac{f_{\max}}{f_c}$$

$$NF_{\min} \approx 1 + \left( \frac{f_c}{f_T} \right) \sqrt{1.3 g_m (R_g + R_s)}$$




- Bulk CMOS
- △ Ultra-Thin-Body Fully-Depleted (UTB FD) SOI
- Multi-Gate MOSFETs



ITRS RFAMS 2011.

# Cross coupled feedback capacitors


Differential circuit



Cross coupled feedback capacitors in a differential circuit can reduce the effective capacitance to increase the gain of 6dB at 60GHz.

$$f_{\max} = \frac{f_T}{2\sqrt{R_g g_m C_{gd} / (C_{gs} + C_{gd}) + (R_g + r_{ch} + R_s)g_{ds}}}$$

This term is reduced





Y. Natsukari, et al., VLSI Circuits, Dig. Tech. Papers, pp. 252–253, June 2009.

W. L. Chan, et al., ISSCC. Tech. Dig., pp. 380–381, Feb. 2009.

# Feedback signal and stability


35

Feedback signal is suppressed by the cross coupled capacitors and this increase the stability of amplifier.



# Development history of 60GHz circuits

36



# In-house PDK

See inside of top\_pdk and top\_meas.  
top\_pdk top\_meas

To see simulation results, copy top\_pdk.dds and top\_meas.dds.

**NMOS**

**PDK**

Nominal	Fast	Slow
1.0fF/ $\mu\text{m}^2$ 2 Min Cap	c_mimrf	
1.2v HS NFETs	nch,ncnchrf	
1.2v HS PFETs	pch,pchnrf	
1.2v Std. PFETs	pch,pchrf	
3.3v HS NFETs	hs3vns,hsnchrf (N/A)	
3.3v HS PFETs	hs3vns,hsnchrf (N/A)	
Single-ended Inductors	ind_3p3.ind_0p9_stack (N/A)	
DHF Inductors	ind_dhf_3p3.ind_dhf_0p9_stack (N/A)	
1.2v varactors	vn_rf	
3.3v Mosvars	vnnnh3rf	
Unsalicid resistors	rnn,rsp,rpn,rwp,rnp,rww (520-555 Ohm/Sq)	
N-Salicid resistors	rnn,rsn,pwn,rsn,wn (15 Ohm/Sq)	
P-Salicid resistors	rsp,rsp,pw,rsp,wn (20 Ohm/Sq)	

**Transistor (PDK)**

**R**

**Varactor (PDK)**

**MIM**

**MOS cap**

**model**

**C**

**MIM TL**

**TL with L/T**

**DC probe**

**RF PAD**

**for ADS**

**Each component is implemented as an in-house PDK for Agilent ADS.**





# Key technology: low loss TR line

38

Optimized parameter and manually-placed dummy metal realize low loss transmission line.




- 0.8dB/mm
- Manually-placed dummy metal




# Basic amplifier design

39

Amplifier design;  
accurate sizing, biasing, impedance matching and decoupling.





A several GHz oscillation will occur, if the feedback passes are made.



# Decoupling capacitor

40

A decoupling capacitor has been developed using MIM capacitor with distributed structure to prevent a resonance, Which occurs, if used a conventional capacitor structure. A very low impedance of 3 ohm is realized.




# Tile-based layout method

41



Each component is previously measured and modeled.  
The same layout is utilized to maintain modeling accuracy.




# In-house PDK

42

TOKYO TECH  
Pursuing Excellence

We have developed in-house PDK for 60-GHz circuit design

for Virtuoso






Nov.12. 2015.

# Design Example


43

TOKYO TECH  
Pursuing Excellence

High design accuracy at around 60GHz has been attained



S<sub>11</sub>  
(RED:meas BLUE:sim)




# High Speed and Low Power ADC

# 7bit 2.2GSps ADC for 60GHz ABB

45

- 7bit ADC for the 16QAM modulation
- Convert the voltage difference to the timing difference
- Folding and interpolation are realized by logic gates

M. Miyahara, A. Matsuzawa, ISSCC 2014



# V to T conversion in dynamic amplifier

46



TOKYO TECH  
Pursuing Excellence

Voltage difference can be converted to time difference in a dynamic amplifier.

$$\Delta V_{in} = V_{in1} - V_{in2}$$


$$\Delta T \approx \frac{\Delta V_{in}}{V_{eff}} T_0$$

$$V_{eff} = V_{GS} - V_T$$




# Conversion from the voltage to the timing / 47

The signal generation of larger voltage difference is faster in the dynamic amplifier.



Dynamic Amps.




# Signal folding in time-domain



48

Signal folding in time-domain can be realized easily by simple logic gates.

AND: Select late pulse



OR: Select early pulse



$$D_{1\_1} = D_{N0} \text{ OR } D_{P2}$$


Slower

Delay Time

Faster

$$D_{1\_2} = D_{N4} \text{ OR } D_{P6}$$

(Mountain fold : Select early)



$$D_{2\_1} = D_{1\_1} \text{ AND } D_{1\_2}$$

(Valley fold : Select late)

# Performance comparison

49



Highest SNDR of 37.4 dB is attained in flash ADCs

No calibration circuits are required.

This ADC will contribute increase of data rate of 60 GHz transceivers.

$P_d$  is large so far, however can be reduced by the optimization.

	ISSCC 2008 [3]	VLSI 2012 [8]	VLSI 2013 [9]	This work
Technology	90nm	40nm	32nm SOI	40nm LP
Resolution [bit]	5	6	6	7
Power Supply [V]	1	1.1	0.85	1.1
Sampling Frequency [GS/s]	1.75	3	5	2.2
Power Consumption [mW]	2.2	11	8.5	27.4
SNDR @Nyquist [dB]	27.6	33.1	30.9	37.4
FoMw [fJ/conv.-step]	64.5	99.3	59.4	210
FoMs [dB]	143.5	144.4	145.6	143.3
Core area [mm <sup>2</sup> ]	0.0165	0.021	0.02	0.052
Calibration	Off chip	Foreground	Off chip	No need

# Future Prospect of High Data Rate Wireless Systems

Nov.12. 2015.




# Link budget example of wireless system

51

TOKYO TECH  
Pursuing Excellence

Transmitted RF power is lowered so much at the receiver

$$6\text{dBm}(P_{\text{out}}) - 4\text{dB}(\text{back-off}) = 2\text{dBm}$$



# Calculations

52

Calculate the data rate as function of career frequency and Tx power

**Shannon's theory**

$$D_{rate} = BW \log_2 \left( 1 + \frac{S}{N} \right)$$

$$D_{rate} \approx BW \frac{\log_{10}(SNR)}{0.3} = BW \frac{SNR(dB)}{3}$$

**Received signal**  $P_{RX}(dB) = P_{TX} - B_{OFF} + G_{AT} + G_{AR} - I_L - S_{LOSS}$

**Spatial loss**

$$S_{LOSS} = -20 \log \left( \frac{\lambda}{4\pi d} \right) = -20 \log \left( \frac{c}{4\pi d f_c} \right) = 20 \log \left( \frac{4\pi}{c} d f_c \right)$$

d: distance

f<sub>c</sub>: career frequency


**Noise**

$$P_n (dBm) = -174 + 10 \log BW + NF$$

# Estimated data rate

53


There is an optimum frequency for the maximum data rate.  
Higher Tx power is required to increase the data rate.  
16 QAM looks the best to attain the maximum data rate.




# Future direction

54

Future direction should be chosen by the usage model



# Our roadmap for 300Gbps data transfer / 55



- High data rate wireless communication is demanded
- 28 Gb/s has been realized
- Wider bandwidth and higher SNR are the keys
  - Multi-cascaded amplifier
  - Passive mixer with resistive feedback
  - Injection locked I/Q oscillator
  - 7 bit ADC with time domain processing
- Accurate RF modeling and measurement up to 100 GHz is fundamentally important
- Optimum frequency for the maximum data rate.
  - Higher frequency does not guarantee the higher data rate
  - Higher Tx power is required to increase the data rate.
- Future direction should be chosen by the usage model
  - Long distance with reasonable data rate
  - Short distance with high data rate

$$D_{rate} = BW \log_2 \left( 1 + \frac{S}{N} \right)$$

- I would like to thank Prof. K. Okada and this work was partially supported by MIC, SCOPE, MEXT, STARC, Huawei, Canon Foundation, STAR, and VDEC in collaboration with Cadence Design Systems, Inc., Synopsys, Inc., and Mentor Graphics, Inc., and Agilent Technologies Japan, Ltd.

And also,

# Acknowledgement

58



## Thanks lot to students



Nov.12. 2015.