

# Delta-Sigma Time to Digital Converter Using Charge Pump and SAR ADC

**IEICE General Conference 2015**

**Anugerah Firdauzi, Zule Xu, Masaya Miyahara, and Akira Matsuzawa**

**Tokyo Institute of Technology**

# Outline

2

- **Background**
- **Basic concept**
- **Circuit design**
- **Simulation results**
- **Conclusion**

# Background

3

TOKYO TECH  
Pursuing Excellence


- **TDC Application**

- 3D camera
- Laser range finder
- Time-of-flight (TOF) particle detector
- On chip jitter measurement
- PLL and frequency synthesizer

- **Contradictory requirements**


- High resolution (~1ps)
- Wide input range (several ns)

## Distance measurement




$$L = c \cdot t / 2$$

## ADPLL






- Charge pump and SAR ADC
- Time-to-charge conversion with SAR ADC → high resolution
- SAR-ADC: compact, sufficient range, and moderate speed
- Challenge: high order SAR ADC is required
  - High design complexity
  - Limited speed
  - Large area



# Proposal: $\Delta\Sigma$ TDC


5

- $\Sigma$  is realized by charging capacitor C and never reset it
- $\Delta$  is realized by **discharging**/**charging** C through array of current source DAC at constant time for **positive**/**negative** output



# Timing Diagram

- $\Delta V_{max} = \Delta V_{IN,max} + \Delta V_{DAC,max}$
- $\frac{1}{2} (V_{refp} - V_{refn}) = \frac{I_{CP} \cdot T_{IN,max}}{C_{DAC}} + \frac{\Sigma I_{DAC} \cdot T_{DAC}}{C_{DAC}}$



**ΔΣ thumb rule:**

$$|\Delta V_{IN,max}| = |\Delta V_{DAC,max}|$$

For VOP:

- ① Charging input
- ② HIGH output → discharge
- ③ LOW output → charge

# Multibit Quantizer Effect


7

- For  $L^{th}$  order  $\Delta\Sigma$  ADC with  $N$  bit quantizer:

- $SNR_{dB} = 10 \log \left( \frac{3\pi}{2} (2^N - 1)^2 (2L + 1) \left( \frac{OSR}{\pi} \right)^{2L+1} \right)$

- $ENOB = (SNR_{dB} - 1.76) / 6.02$

- Increasing quantizer size by one can improve ENOB 1-1.5 bit




## Target:

- 1<sup>st</sup> order  $\Delta\Sigma$  TDC
- Quantizer 4 bit
- OSR = 100
- ENOB = 13 bit

# Simulation Result

8

- Ideal model using MATLAB
- 4 bit quantizer
- Input =  $\pm 1$ ns at 52kHz
- BW = 1MHz
- OSR = 100
- Result:
  - ENOB > 11bit
  - Effective resolution < 0.9ps



# Conclusion

- **A new approach for TDC by using  $\Delta\Sigma$  architecture is proposed.**
- **$\Delta\Sigma$  TDC implemented by using CP SAR ADC, and current source DAC gives first order noise shaping and high resolution for moderate bandwidth while keeping the input range large and power consumption low**