25.2 A 2.2GHz -242dB-FOM 4.2mW ADC-PLL Using Digital Sub-Sampling Architecture

Teerachot Siriburanon, Satoshi Kondo, Kento Kimura, Tomohiro Ueno, Satoshi Kawashima, Tohru Kaneko, Wei Deng, Masaya Miyahara, Kenichi Okada, Akira Matsuzawa

Tokyo Institute of Technology, Tokyo, Japan

This paper presents an all-digital phase-locked loop (PLL) using a voltage-domain digitization realized by an analog-to-digital converter (ADC). It consists of an 18b Class-C digitally-controlled oscillator (DCO), 4b comparator, digital loop filter (DLF), and frequency-locked loop (FLL). Implemented in 65nm CMOS technology, the proposed PLL reaches an in-band phase noise of -112dBc/Hz and an RMS jitter of 380fs at 2.2GHz oscillation frequency. An FOM of -242dB has been achieved with a power consumption of only 4.2 mW.

Figure 25.2.1 shows a conceptual diagram of the proposed ADC-based all-digital PLL (ADC-PLL), which is based on a voltage-domain digitization rather than a time-domain counterpart. TDCs or PFD/CPs in conventional PLLs are replaced by an ADC, which has advantages in terms of a finer resolution and lower power consumption. The bang-bang PLL (BB-PLL) [1] is one of the simplest architectures for digital PLLs but it suffers from the degradation of in-band phase noise. The TDC-based all-digital PLL (TDC-PLL), based on the time-domain digitization, has been widely explored [2]-[6]. However, the jitter performance, *i.e.*, in-band phase noise, of recently-published TDC-PLLs still suffers from the limited TDC resolution. This paper demonstrates that the voltage-domain digitization used in the proposed ADC-PLL is more feasible for a digital PLL, at least, in the present CMOS technology to achieve lower in-band phase noise while consuming low power.

Figure 25.2.2 shows an ADC-based phase detector (ADC-PD), which consists of an isolation buffer, sample-and-hold circuits, a pre-amplifier, and a 4b flash ADC. Only the isolation buffer works at the oscillation frequency of the DCO while the other blocks operate at the reference clock. Comparing to the time-domain digitization, the voltage-domain operation is advantageous due to capabilities of (1) sample-and-hold, (2) amplification, and (3) sub-ranging. This helps the phase detection to achieve finer resolution and wider dynamic range with low power consumption. Since the voltage-domain signal can be easily sampledand-held, the proposed digital conversion has only to operate at a reference frequency as it is operating in sub-sampling operation. To obtain a finer resolution, the hold signal can be easily amplified by a linear operational amplifier unlike a linear time amplification which is not easily realized. In addition, the digital conversion can be parallelized and sliced in the voltage-domain. This gives an advantage to achieve a shorter delay and a finer resolution. In this implementation, the 4b flash ADC with resistive averaging has a 10mV minimum resolution, and each dynamic comparator achieves a 2.5mV_{rms} offset without any offset calibration according to the transient-noise simulation [7]. The voltage resolution can be magnified by the preamplifier to further improve the equivalent time resolution (Δt), which can be calculated by the following equation:

$$\Delta t \cong \frac{1}{G} \cdot \frac{V_{range}}{2^{N} \cdot V_{DCO}} \cdot \frac{1}{2\pi f_{DCO}}$$

where V_{range} is the full input reference voltage range of an ADC, V_{DCO} is the oscillation amplitude, N is the number of bits of the ADC, f_{DCO} is the oscillation frequency, and G is the gain of a preamplifier. In the case of 2.2GHz oscillation, the equivalent time resolution can be as fine as 0.23ps assuming oscillation amplitude of 1V, preamplifier gain of 20 and ADC resolution of 50mV. In addition, a re-conversion can be applied with a smaller gain in case of over-range. This means that a very fine time resolution with a wide range can be achieved by using an ordinary ADC.

Figure 25.2.3 shows the circuit schematic of an 18b push-pull Class-C DCO [8], where 8 bits are assigned for the frequency-locked loop (FLL) as the coarse tuning, 7 bits are assigned for the medium tuning, and 3 bits are used for the fine tuning with a delta-sigma modulation (MASH 1-1-1). To achieve a low power while maintaining low phase noise, an LC push-pull Class-C topology is employed even though a ring-type DCO can also be used in the proposed ADC-PLL. The push-pull Class-C VCO has an issue of the amplitude imbalance [8,9], so a replica-bias circuit is proposed for the amplitude balancing as well as the start-up compensation. At the oscillation start-up of conventional push-pull class-C VCOs [8], the voltage amplitude is small, and the gate biases could stay lower than the threshold voltage due to the Class-C biasing. By using the replica-bias circuit, the gate bias voltages for PMOS and NMOS cross-coupled pairs are both enhanced at the oscillation start-up and adaptively changed as it enters the Class-C operation. The voltage imbalance caused by g_m mismatch is also improved by the proposed replica biasing scheme.

Figure 25.2.4 shows the entire block diagram of the proposed ADC-PLL. It is composed of an FLL for frequency acquisition [10] and the core phase-locking loop using an ADC-PD, which can be understood as a digital version of a sub-sampling PLL. The ADC-PD samples and digitizes the oscillation signal at every rising edge of the reference clock so that the crossing point of differential oscillation signals meets the reference clock edge as shown in Fig. 25.2.2. The sub-sampling loop can lock at every integer multiple of the reference clock. In addition, a dead zone in the FLL loop filter (LF) has been implemented so as not to disturb the phase locking of the core ADC-PD loop. The DCO has an 8b capacitor bank for the FLL coarse tuning which is controlled by the 12b frequency control word. The frequency resolution of FLL bits is designed to be less than the reference frequency, which is 10MHz for 40MHz reference. The 12b counter is used for the frequency detection. In the phase-locked loop, the loop filter in the phase-locking path generates a 7b acquisition code and a 6b tracking code. The tracking code controls 3 delta-sigma modulated bits for fine-tuning the DCO. In the proposed architecture, only a DCO and an ADC-PD require analog design while other building blocks are digital circuits that have been synthesized with a standard cell library.

Figure 25.2.5 shows the measured phase noise plots and the frequency spectrum at 2.2GHz evaluated by a signal source analyzer (Agilent E5052B), and a spectrum analyzer (Agilent E4407B), respectively. The measured in-band phase noise is -112dBc/Hz at 300kHz offset, and the integrated jitter (10 kHz to 40 MHz) is 0.38ps. The frequency tuning range of the DCO is 2.15 to 2.35 GHz. The reference clock is 100MHz, and the reference spur is -74dBc. The power consumption of the DCO is 1.5mW from a 1.0V supply. The isolation buffer and preamplifier consume 0.5mW, and the 4b flash ADC consumes 1.2mW. The digital blocks consumes 1.0mW, including the digital loop filters, frequency counter, and delta-sigma modulator.

Figure 25.3.6 shows a comparison table for the state-of-the-art TDC-based digital PLLs. The proposed ADC-PLL achieves the lowest in-band phase noise performance while consuming only 4.2mW. The figure of merit (FOM) is -242dB at 2.2GHz output frequency, where the FOM is defined as $10\log[(\sigma_t/1s)^{2\bullet}(P_{DC}/1mW)]$, σ_t is the integrated jitter, and P_{DC} is the DC power consumption. Figure 25.2.7 shows the die micrograph. The ADC-PLL is fabricated in 65nm CMOS technology. The areas for DCO, ADC-PD, and digital blocks are 0.13mm², 0.01mm², and 0.01mm², respectively.

Acknowledgments:

This work was partially supported by STARC, MIC, SCOPE, STAR, VDEC in collaboration with Cadence Design Systems, Inc., Mentor Graphics, Inc., and Agilent Technologies Japan, Ltd.

References:

[1] D. Tasca, *et al.*, "A 2.9-to-4.0GHz Fractional-N Digital PLL with BBPD and 560fs_{rms} Integrated Jitter at 4.5mW Power," *ISSCC Dig. Tech. Papers*, pp. 88-89, Feb. 2011.

[2] C. Hsu, *et al.*, "A Low-Noise Wide-BW 3.6-GHz Digital $\Delta\Sigma$ Fractional-N Frequency Synthesizer with a Noise-Shaping Time-to-Digital Converter and Quantization Noise Cancellation," *IEEE J. Solid-State Circuits*, Vol. 43, No. 12, pp. 2776-2786, Dec. 2008.

[3] N. Pavlovic, and J. Bergervoet, "A 5.3GHz Digital-to-Time-Converter-Based Fractional-N All-Digital PLL," *ISSCC Dig. Tech. Papers*, pp. 54-55, Feb. 2011.

[4] C.-W. Yao, and A. N. Willson, "A 2.8-3.2-GHz Fractional-N Digital PLL With ADC-Assisted TDC and Inductively Coupled Fine Tuning DCO," *IEEE J. Solid-State Circuits*, Vol. 48, No. 3, pp. 698-710, Mar. 2013.

[5] V. K. Chillara, *et al.*, "An 860µW 2.1-to-2.7GHz All-Digital PLL-Based Frequency Modulator with a DTC-Assisted Snapshot TDC for WPAN (Bluetooth Smart and Zigbee) Applications," *ISSCC Dig. Tech. Papers*, pp.172-173, Feb. 2014.

[6] M. He, *et al.*, "A 40nm Dual-Band 3-Stream 802.11a/b/g/n/ac MIMO WLAN SoC with 1.1Gb/s Over-the-Air Throughput," *ISSCC Dig. Tech. Papers*, pp. 350-351, Feb. 2014.

[7] M. Miyahara, *et al.*, "A 2.2Gb/s 7b 27.4mW Time-Based Folding-Flash ADC with Resistively Averaged Voltage-to-Time Amplifiers," *ISSCC Dig. Tech. Papers*, pp. 388-389, Feb. 2014.

[8] A. Mazzanti, and P. Andreani, "A Push-Pull Class-C CMOS VCO," *IEEE J. Solid-State Circuits*, Vol. 48, No. 3, pp. 724-732, Mar. 2013.

[9] L. Farnori, and P. Andreani, "A High-Swing Complementary Class-C VCO," *European Solid-State Circuits Conf.*, pp. 407-410, Sept. 2013.

[10] Z. Ru, *et al.*, "A 12GHz 210fs 6mW Digital PLL with Sub-sampling Binary Phase Detector and Voltage-Time Modulated DCO," *IEEE Symp. VLSI Circuits*, pp. 194-195, June 2013.



7

ISSCC 2015 PAPER CONTINUATIONS

