A 20GHz Class-C VCO Using Noise Sensitivity Mitigation Technique

Kento Kimura, Kenichi Okada and Akira Matsuzawa

Department of Physical Electronics, Tokyo Institute of Technology 2-12-1-S3-27, Ookayama, Meguro-ku, Tokyo 152-8552 Japan. Tel: +81-3-5734-3764, Fax: +81-3-5734-3764 E-mail: kimura@ssc.pe.titech.ac.jp

Abstract— This paper presents a Class-C VCO with noise sensitivity mitigation technique. Class-C VCO has a large parasitic capacitances between gate and source nodes and this capacitance variation causes a large frequency sensitivity to noise voltage. As a consequence, the noise from gate node become the largest noise contributor. Proposed technique can control this sensitivity by tuning the tail impedance. A 65nm CMOS prototype of the VCO demonstrates oscillation frequency from 19.35 to 22.36 GHz, the phase noise of -105.8 dBc/Hz at 1MHz offset with power dissipation of 8.7mW and Figure-of-Merit of -182.4 dBc/Hz.

I. INTRODUCTION

Oscillators are key components for most of the modern electrical devices. Their output noise which randomly appears in phase is a main performance limiter of a communication systems. Reducing power dissipation has become a crucial design requirement for mobile devices that are not constantly connected to a power source. For both achievement, Class-C VCO [1] in Fig.1(a) is the promising in terms of the effective impulse sensitivity function (ISF). Further Class-C VCO can allocate almost all power to the fundamental frequency component and other harmonic can be negligible. However the necessity to keep the transistors in saturation region for perfect Class-C operation limits the swing magnitude and also causes the start-up difficulty. One breakthrough of this issue is the additional adaptive biasing circuits [2], [3] in Fig.1(b) to operate after oscillation. These circuits initially set high gate voltage for robust start-up and shift to low gate voltage for power reduction after oscillation started. However phase noise performance deteriorates with decreasing the gate voltage because of a quite large cross coupled transistors to provide large trans-conductance during small conduction time.

This paper presents a phase noise degradation mechanism of Class-C VCO and proposes new technique to improve phase noise performance. The detail of relevancy between noise sensitivity and transistor size are investigated in Section II. In next Section, the details of proposed technique and the measurement results are presented.



Fig. 1. The circuit schematics of Class-C VCOs

II. INVESTIGATION OF PHASE NOISE DEGRATATION

Several phase noise theories have already been reported and one of a degradation mechanisms is AM-PM conversion on varactor. VCO gain (K_{VCO}) amplifies noises from the charge pump and this effect becomes so crucial with large K_{VCO} . Equation (1) shows quantification of the phase noise degradation by AM-PM conversion.

$$\mathscr{L}(\omega_{\text{offset}}, K_{\text{VCO}}) = 10\log_{10}\left(\frac{K_{\text{VCO}}V_{\text{m}}}{2\omega_{\text{offset}}}\right)^2 \tag{1}$$

where $V_{\rm m}$ is the noise voltage and $\omega_{\rm offset}$ is the offset frequency.

A same phenomenon can be observed in gate bias nodes in Class-C VCO. The shift of gate-bias voltage causes frequency shift because parasitic capacitances of the crosscoupled pairs also shift. Here this frequency shift ratio is defined as $K_{V_{GBIAS}}$.

$$K_{\text{VGBIAS}} = \frac{\partial \omega}{\partial V} = -\frac{\omega_0}{2C} \frac{\partial C_{\text{CCTr}}}{\partial V}$$
(2)

where ω_0 is the oscillation frequency and C_{CCTr} is the capacitance of the cross-coupled pairs.

The cross coupled transistors have 4 large parasitic capacitances C_{GS} , C_{GB} , C_{GD} and C_{DB} and we neglect C_{DS} and C_{SB} which are quite smaller than 4 others. This is because a tail transistor of Class-C VCO should be large enough to operate in linear region and the drain voltage of a tail transistors is almost similar to ground potential. Assuming the back gate of transistors is connected to ground, C_{SB} can be negligible. C_{GS} , C_{GB} and C_{DB} are connected serially and only C_{GD} is connected parallel as shown in Fig. 2.

$$C_{\rm CCTr} = \frac{1}{2}C_{\rm GS} + \frac{1}{2}C_{\rm GB} + \frac{1}{2}C_{\rm DB} + 2C_{\rm GD}$$
(3)

In Class-C VCO, DC-cut capacitors $C_{\rm DC}$ should be taken into consideration. However $C_{\rm DC}$ are large enough to guarantee large amplitude and we can suppose $C_{\rm DC}$ >> $C_{\rm GS}$ > $C_{\rm GD}$, $C_{\rm GB}$, $C_{\rm DB}$. As a consequence, Equation (3) can also be applied in Class-C VCO. Among these capacitances, the only $C_{\rm GS}$ largely change between offregion and saturation region as shown in Fig. 3. Equation (4) shows the only $C_{\rm GS}$ dominantly affect the capacitance slope of $C_{\rm CCTr}$.

$$\frac{\partial C_{\rm CCTr}}{\partial V_{\rm GBIAS}} = \frac{1}{2} \frac{\partial C_{\rm GS}}{\partial V_{\rm GBIAS}} \tag{4}$$

Further C_{GS} is expressed as equation (5). The capacitance gap between saturation and off region become larger with increasing size of transistor. Driving with lower gate voltage requires larger width transistor for robust oscillation and a noise sensitivity to the gate noise largely



Fig. 3. The voltage dependences of each parasitic capacitances

increase in this case.

$$C_{\rm GS} = \begin{cases} \frac{2}{3} W L C_{\rm OX} & (V_{\rm GS} > V_{\rm TH}) \\ W L_{\rm OV} C_{\rm OX} & (V_{\rm GS} < V_{\rm TH}) \end{cases}$$
(5)

where W, L is the width and length of the transistors, C_{OX} is the oxidative capacitance, L_{OV} is the length of diffusion overlap and V_{TH} is the threshold voltage.

III. PROPOSED SENSITIVITY MITIGATION TECHNIQUE

As we discussed in the previous section, shift of the C_{GS} has to be minimized. Fig.4(a) shows the proposed circuit schematic which has the additional impedance between the drain nodes of tail transistors. The effect of C_{GS} to total capacitance changes according to the Z because only C_{GS} is connected to the drain node of the tail transistors. Further C_{TAIL} cannot be negligible in proposed circuits because each drain nodes are not directly connected. Equation (6) shows the coefficient of C_{GS} will be replaced and C_{GS} slope can be controlled by tuning a tail impedance.

$$C'_{\rm GS} = \left\{ 1 - \frac{g_{\rm m} Z + \omega^2 C_{\rm GS} (C_{\rm GS} + C_{\rm TAIL}) Z^2}{1 + \omega^2 (C_{\rm GS} + C_{\rm TAIL})^2 Z^2} \right\} C_{\rm GS} \quad (6)$$

where Z is the tail impedance, $g_{\rm m}$ is the transconductance of the cross coupled pairs and $C_{\rm TAIL}$ is the capacitance connected to the drain of tail transistors.

This impedance block is composed of 4 bit switch resistors and can be tuned from 5 ohm to 1000 ohm. The coefficient can largely change when Z is between 10 and 100. Even if only C_{GS} slope become flat, the total slope cannot be flat because the characteristics of other parasitic capacitances become dominant in this case. We have to cancel each parasitic capacitance characteristics by tuning the coefficient of C_{GS} . Fig.5 shows the characteristics of the cross-coupled pairs capacitance in proposed circuits. When Z is 60, the total noise sensitivity can be almost zero. Fig.6 shows the measurement results of this circuits. Compared to conventional Class-C VCO, the proposed method improves 3 dBc/Hz on 1MHz offset frequency.



Fig. 4. Proposed Class-C VCO

Ref.	PhaseNoise[dBc/Hz]	Frequency [GHz]	Power [mW]	FoM [dBc/Hz]	Technology	Topology
[4]	-101@1MHz	26.7	21	-176.3	65nm CMOS	push-push
[5]	-98@1MHz	18.7	6	-176	65nm CMOS	PMOS
[6]	-112@1MHz	19	200	-174.5	0.13um BiCMOS	Colpitts
[7]	-106@1MHz	17.9 - 21.2	19.2	-179	65nm CMOS	Tail Capacitive Feedback
This work w/o NSM	-102.4@1MHz	19.3 - 22.4	8.9	-179	65nm CMOS	Class-C
This work w. NSM	-105.8@1MHz	19.3 - 22.4	8.7	-182.4	65nm CMOS	Class-C with NSM

 TABLE I

 Performance summary and comparison with recently reported 20 GHz LC Oscillators.



Fig. 5. The capacitance characteristics of the cross coupled pairs in proposed circuits



IV. CONCLUSION

The mechanism of phase noise degradation in class-C VCO with low gate voltage is a high frequency sensitivity to gate noises. Especially the shift characteristics of $C_{\rm GS}$ is quite sharp around $V_{\rm TH}$ and capacitance of the cross-coupled pairs also have similar characteristics. The proposed approach which tunes the tail impedance can control this frequency sensitivity and the noise effects from the bias resistors and adaptive biasing circuits can be mitigated. The phase noise performance is improved 3dBc/Hz while consuming only 8.7mW with the area occupation 0.057 mm², and the best Figure of Merit in



Fig. 7. Chip Photograph

20GHz band is achieved.

ACKNOWLEDGMENT

This work is partially supported by MIC, SCOPE, MEXT, STARC, STAR and VDEC in collaboration with Cadence Design Systems, Inc., and Mentor Graphics, Inc.

References

- A. Mazzanti and P. Andreani, "Class-C harmonic CMOS VCOs, with a general result on phase noise," IEEE Jounal of Solid-State Circuits, vol.43, no.12, pp.2716–2729, Dec 2008.
- [2] W. Deng, K. Okada, and A. Matsuzawa, "A feedback class-C VCO with robust startup condition over PVT variations and enhanced oscillation swing," Europoan Solid State Circuits Conference, pp.499– 502, Sep 2011.
- [3] W. Deng, K. Okada, and A. Matsuzawa, "Class-C VCO With Amplitude Feedback Loop for Robust Start-Up and Enhanced Oscillation Swing," IEEE Journal of Solid-State Circuits, vol.48, no.2, Feb 2013.
- [4] R. Molave, S. Mirabbasi, and H. Djahanashahi, "A 27-GHz Low-Power Push-Push LC VCO with Wide Tuning Range in 65nm CMOS," IEEE Int. Symp. Circuits and Systems, pp.1141–1144, May 2011.
- [5] G. Zhu, S. Diao, F. Lin, and D. Guidotti, "A Low-Power Wide-Band 20GHz VCO in 65nm CMOS," 5th Global Symposium on Milimeter Waves, pp.291–294, May 2012.
- [6] W. Wang, Y. Takeda, T. Teh, and B. Floyd, "A 20GHz VCO and Frequency Doubler for W-band FMCW Rader Applications," IEEE Silicon Monolithic Integrated Circuits in RF Systems, pp.104–106, Jan 2014.
- [7] A. Musa, R. Murakami, T. Sato, W. Chaivipas, K. Okada, and A. Matsuzawa, "A Low Phase Noise Quadrature Injection Locked Frequency Synthesizer for MM-Wave Applications," IEEE Journal of Solid-State Circuits, vol.46, no.11, pp.2635–2649, Nov 2011.