# 22.6 A 2.2GS/s 7b 27.4mW Time-Based Folding-Flash ADC with Resistively Averaged Voltage-to-Time Amplifiers

# Masaya Miyahara, Ibuki Mano, Masaaki Nakayama, Kenichi Okada, Akira Matsuzawa

## Tokyo Institute of Technology, Tokyo, Japan

High-speed low-resolution ADCs are widely used for various applications, such as 60GHz receivers, serial links, and high-density disk drive systems. Flash architectures have the highest conversion rate without employing time-interleaving. Moreover, flash architectures have the lowest latency, which is often required in feedback-loop systems. However, the area and power consumption are exponentially increased by increasing the resolution since the number of comparators must be  $2^N$ . A folding architectures is a well-known technique to reduce the number of comparators in an ADC while maintaining high sampling rate and low latency [1, 2]. Folding architectures were previously realized by generating a number of zero crossings with folding amplifiers. However, the conventional folding amplifiers consume a large power to realize a fast response. In contrast, a folding ADC with only dynamic power consumption and without using amplifiers was reported [3]. However, only a folding factor of 2 is realized, therefore the number of reduced comparators is half.

This paper presents a 2.2GS/s 7b time-based folding ADC with resistively averaged voltage-to-time amplifiers (V-T amps). This time-based folding architecture consists of simple logic cells with a folding factor of 8 instead of the conventional static amplifiers. This reduces the number of comparators from 128 to 32 for a 7b resolution. Resistively averaged V-T amps have a low offset voltage and a high conversion gain to relax the offset requirement for the SR-latch. This ADC achieves an SNDR of 37.4dB at Nyquist frequency without any calibration technique.

Figure 22.6.1 shows the block diagram of the ADC. The input signal is sampled on passive S/H circuits with the total sampling capacitance of 300fF. An array of 25 V-T amps, 10 of which are dummies to generate extra folding points and overcome the edge effects in resistive averaging networks, converts the sampled voltages into pulse signals that have a delay time depending on input voltage levels. Next, pulse signals are inputted to the coarse SR latch and the time-based folder (TF) blocks. The coarse SR latches compare the delay time and determine the upper 4b digital code. Four TF output folded delay signals to the fine interpolated SR latches. The fine interpolated SR latches convert the delay signal to the lower 4b digital code. The encoder corrects coarse and fine digital codes and converts 7b data with 1b redundancy. Finally, 7b data are retimed by D-FFs.

Figure 22.6.2 shows the dynamic V-T amps with resistive averaging. The V-T amp is based on the dynamic preamp of double-latch-type comparator [4] with a positive feedback circuit. During the reset phase ( $\phi_L$  =0), M<sub>7</sub> and M<sub>8</sub> pre-charge the  $D_P$  and  $D_N$  nodes to the supply voltage. After the reset phase,  $\phi_{\rm L}$  turns to high, M<sub>7</sub> and M<sub>8</sub> are turned off and M<sub>9</sub> is turned on. At D<sub>P</sub> and D<sub>N</sub> nodes, the voltage drop with a rate determined by the input differential voltage and an input dependent  $\Delta t_d$  will build up in a short time around 100ps. M<sub>5</sub> and M<sub>6</sub> form a positive feedback circuit to enhance the gain of the V-T conversion.  $M_3$  and  $M_4$  control the positive feedback to a suitable ratio because too much positive feedback degrades the linearity of the V-T conversion. In this design, the gains of the V-T conversion with and without positive feedback are 1.1ps/mV and 0.24ps/mV, respectively. The V-T conversion gain with positive feedback is enough to eliminate an offset calibration technique for coarse and fine SR latches. A resistive averaging technique is a well-known technique used to reduce the mismatch of conventional static amplifiers [5]. This architecture is also effective in a dynamic amplifier without increasing power consumption because it has no static current path. The offset voltage of the dynamic amplifier can be reduced to about 1/3.

Figure 22.6.3 shows the TF architecture and the circuit implementation. Delay times of V-T amps are slightly different depending on each reference voltage. The first mountain fold can be realized by using OR gates to select the faster delay signals,  $D_{1_1}$  is  $D_{N0}$  OR  $D_{P2}$  and  $D_{1_2}$  is  $D_{N4}$  OR  $D_{P6}$ . The

second valley fold can be realized by using an AND gate to select the slower delay signals,  $D_{2-1}$  is  $D_{1-1}$  AND  $D_{1,2}$ . Finally,  $D_{F1}$  can be realized by  $D_{2-1}$  AND  $D_{2,2}$ . These logic cells have symmetrical input to obtain the same transition time from  $D_1$  or  $D_2$  to output. This architecture consists of simple logic cells with only dynamic power consumption. Moreover, this TF performs in very short time, about 100ps, because only three-cascaded OR and AND cells are required to realize the folding factor of 8. TF block outputs four folding signals,  $D_{F1}$ ,  $D_{F2}$ ,  $D_{F3}$  and  $D_{F4}$ , to realize interpolated signals in the following fine SR latch block.

Figure 22.6.4 shows the fine SR latch circuit with a phase interpolator [6]. Firstly, to realize the time-domain interpolation, the rising slope of the folding signal is moderated. A 3b phase interpolator consists of 2-stage cascaded inverters. The interpolation ratio of the 2b stage is realized by changing the number of the inverters, such as one-three, two-two and three-one ratios. Next interpolator has a fixed ratio of one-one. Finally, the phase-interpolated delay signal is converted into a digital code by the SR latch, which consists of NAND gates. The coarse SR latch has the same structure without interpolators. The offset voltage of the SR latch is negligible because the steep rising signals are less sensitive to Vt mismatch of the transistor. Moreover, the gain of V-T amps effectively reduces the input-referred offset voltage of the SR latch. Therefore, no offset calibration technique is required in this design.

The chip is fabricated in a digital 40nm LP CMOS technology and the occupied area is 0.052mm<sup>2</sup>, as show in Figure 22.6.7. The supply voltage is 1.1V with a power consumption of 27.4mW (3.3mW for reference ladder, 19.4mW for analog and 4.7mW for digital) at a sampling rate of 2.2GS/s. The input signal range is 1.0Vpp in the differential. The output code is decimated by 8 in the measurement. The measured DNL and INL are +0.6/-0.6 and +1.0/-1.0 LSB, respectively. Figure 22.6.5 shows the measured SNR, SFDR and SNDR vs. sampling rate and input frequency. An SNDR of 38.3dB is measured up to 2.2GS/s with a 100-MHz input frequency. Also, an SNDR of 37.4dB is obtained at 2.2GS/s with Nyquist frequency of 1.1-GHz input frequency. The FoMw of 210fJ/conv.-step and the FoMs of 143.3dB at Nyquist frequency are achieved, respectively.

Figure 22.6.6 shows the performance summary and comparison of flash and folding ADCs achieving a conversion rate of several GS/s [7-9].

### Acknowledgments:

This work was partially supported by MIC, Berkeley Design Automation for the use of the Analog Fast SPICE(AFS) Platform, and VDEC in collaboration with Cadence Design Systems, Inc.

### References:

[1] Y. Nakajima, *et al.*, "A Background Self-Calibrated 6b 2.7GS/s ADC With Cascade-Calibrated Folding-Interpolating Architecture," *IEEE J. Solid-State Circuits*, vol. 45, pp. 707-718, Apr. 2010.

[2] T. Yamase, *et al.*, "A 22-mW 7b 1.3-GS/s Pipeline ADC with 1-bit/stage Folding Converter Architecture," *Symp. VLSI Circuits*, pp. 124-125, June 2011.

[3] B. Verbruggen, *et al.*, "A 2.2mW 5b 1.75GS/s Folding Flash ADC in 90nm Digital CMOS," ISSCC Dig. Tech. Papers, pp. 252-253, Feb. 2008.

[4] M. Miyahara, *et al.*, "A Low-Noise Self-Calibrating Dynamic Comparator for High-Speed ADCs", *IEEE A-SSCC*, pp. 269-272, Nov. 2008.

[5] K. Makigawa, *et al.*, "A 7bit 800Msps 120mW Folding and Interpolation ADC Using a Mixed-Averaging Scheme," *Symp. VLSI Circuits*, pp. 124-125, June 2006.

[6] D. Miyashita, et al., "A -104dBc/Hz In-Band Phase Noise 3GHz All Digital PLL with Phase Interpolation Based Hierarchical Time to Digital Convertor," Symp. VLSI Circuits, pp. 112-113, June 2011.

[7] B. Murmann, "ADC performance survey 1997-2013," [Online]. Available: http://www.stanford.edu/~murmann/adcsurvey.html.

[8] Y. -S Shu, "A 6b 3GS/s 11mW Fully Dynamic ADC in 40nm CMOS with Reduced Number of comparators," *Symp. VLSI Circuits*, pp. 26-27, June 2012.

[9] V. H. -C. Chen and L. Pileggi, "An 8.5mW 5GS/s 6b Flash ADC with Dynamic Offset Calibration in 32nm CMOS SOI," *Symp. VLSI Circuits*, pp. 264-265, June 2013.



Figure 22.6.1: Block diagram of the time-based folding flash ADC.



Figure 22.6.2: Voltage-to-time amplifier with positive feedback for gain boosting and resistive averaging.

 $D_{F3}$ 

D<sub>F4</sub>

Ń

D<sub>F2</sub>

DFA

 $D_{F3}$ 

VLSI 1997-2013

10

This work

40nm LP

1.1

2.2

27.4

37.4

210

143.3

0.052

No need

[9]

VLSI 2013 [9]

32nm SOI

0.85

5

8.5

30.9 59.4

145.6

0.02

Off chi



SNDR [dB]

30

25

20

1

Technology Resolution [bit]

Power Supply [V]

Sampling Frequency [GS/s] Power Consumption [mW]

SNDR @Nyquist [dB] FoMw [fJ/conv.-step]

FoMs [dB]

Core area [mm<sup>2</sup>] Calibration

.

**▲** [3]

ISSCC 2008 [3]

90nm

5

1.75

2.2

27.6 64.5

143.5

0.0165

Off chip





Figure 22.6.6: Performance comparison of flash and folding ADCs with sampling rate of several GS/s.

fsnyq [GS/s]

VLSI 2012 [8]

40nm

6

1.1

3

11

33.1 99.3

144.4

0.021

Foregrou



Figure 22.6.7: Die micrograph.