

Low Energy and Low Voltage ADC Design Strategy

Akira Matsuzawa

Tokyo Institute of Technology

Outline

2

- **Overview of ADCs**
- **OpAmp based ADC design**
- **Comparator based ADC design : SAR ADCs**
- **Flash and sub-ranging ADCs**
- **Summary**

ADC performance

Data rate is proportional to the product of f_s and N

Conversion frequency is determined by signal bandwidth.

$$BW < \frac{f_s}{2}$$

$$D_{rate} \approx Nf_s$$

Shannon's theory to determine capacity

$$C = BW \log_2 \left(1 + \frac{P_S}{P_N} \right)$$

SNR of ADC is


$$\left| \frac{P_S}{P_N} \right|_{ADC} = 1.5 \cdot 2^{2N}$$

Therefore

$$C \approx Nf_s$$

**f_s : Sampling frequency
N: Resolution**


Higher data-rate can be realized by higher multi-level modulation. It result in increase of ADC resolution.



Performance and architectures of ADCs

4

ADC has a suitable performance domain.



Reducing static power

Resistor DAC → Capacitor DAC

OpAmp based → Dynamic comparator based

Reducing capacitance

$$E_d \approx CV_{DD}^2$$

$$\Delta V_T \propto \frac{1}{\sqrt{C_G}}$$

$$\overline{V_n} \propto \frac{1}{\sqrt{C}}$$

of CMP Flash → Sub-range → SAR

TR size Large TR → Small TR with compensation

Noise Use complementally ckt.

Clock Use self clocking

Reducing voltage


Effective to digital gates

Use forward or adaptive body biasing

SNR vs. signal bandwidth

SNR of ADCs is inversely proportional to signal bandwidth, f_b .
 → Higher bandwidth results in lower SNR and effective resolution.

$$SNR(dB) \approx SNR_0(dB) - 10 \log f_b$$



$$SNR(dB) = 10 \log \left(\frac{P_s}{P_N} \right)$$

$$P_N = P'_N (\text{spectrum density}) \times f_b$$

$$SNR_0 = 10 \log \left(\frac{P_s}{P'_N} \right) - 10 \log f_b$$

$$SNR(dB) = SNR_0(dB) - 10 \log f_b$$

150 dB/Hz


143 dB/Hz

135 dB/Hz

SNR vs. signal bandwidth

7

Same tendency to higher BW.



Timmy Sundstrom, PhD thesis, Linkoping 2011.

Fundamental Energy of sampling circuit 8

Fundamental energy of sampling is often used.

$$E_s = 24kT2^{2N}$$

However this neglects power for comparison.

Quantization voltage

$$V_{qn} = \frac{V_{FS}}{2^N}$$

Quantization noise power

$$P_{qn} = \frac{V_{qn}^2}{12} = \frac{V_{FS}^2}{12 \cdot 2^{2N}}$$

Noise balance


$$V_n^2 = P_{qn}$$

Capacitance

$$C = 12kT \frac{2^{2N}}{V_{FS}^2}$$

P_d of sampling circuit

$$E_d = 2CV_{FS}^2 = 24kT2^{2N}$$




Electrical energy=Thermal energy

$$\frac{1}{2}CV_n^2 = \frac{1}{2}kT \quad \therefore V_n^2 = \frac{kT}{C}$$

Energy consumption of ADC

9

Consumed energy of ADC is mainly determined by the resolution.
Energy of ADC is reaching 100x of the fundamental sampling energy,
and **10x** of the fundamental ADC energy consumption.



Conventional fundamental sampling energy

E_{ADC}
 E_s

$$E_s = 24kT_s 2^{2N}$$

$$E_s = 2^{2N} \times 10^{-19}$$

Fundamental ADC conversion energy
involving energy consumption of comparator

$$E_{ADC} \approx N \cdot E_s$$


$$E_{ADC} = N \times 2^{2N} \times 10^{-19}$$

OpAmp based ADC design

Mega-technology trend of ADCs

11


Major conversion scheme is now changing from pipeline to SAR.



Amplifier for pipeline ADC


12

An OpAmp realizes an accurate voltage amplification.



Unit conversion circuit

I/O transfer characteristics



$$V_{out} \approx V_{sig} \left(1 + \frac{C_s}{C_f} \right) - \frac{C_s}{C_f} V_{DAC} \approx 2 \left(V_{sig} - \frac{V_{DAC}}{2} \right)$$
$$V_{DAC} = \pm V_{ref}, 0$$


Conventionally $C_s = C_f = C_0$

Low voltage OpAmp: Headroom and Pd

13

A two stage cascade OpAmp can realize low voltage operation.
However, the output voltage swing become lower at low voltage operation.

$$V_{s_pp} = 2(V_{DD} - 2V_{eff})$$



$$GBW \approx \frac{g_{m2}}{4\pi C_0} = Nf_c$$

$$V_{eff} \equiv V_{GS} - V_T$$

$$V_{eff} \approx 0.15V$$

$$\therefore g_{m2} = \frac{2I_2}{V_{eff}} = 4\pi C_0 Nf_c \quad C_0 \geq \left(2 + \frac{\gamma n}{\beta}\right) \frac{kT}{V_{n_th}^2}$$

$$\therefore I_2 = 2\pi C_0 Nf_c V_{eff} = \frac{2\pi Nf_c V_{eff} kT}{V_{n_th}^2} \left(2 + \frac{\gamma n}{\beta}\right)$$

$$g_{m2} = 4g_{m1} \quad \therefore I_2 = 4I_1$$

$$I_{tot} = \frac{5}{2} I_2 \quad n=4$$

$$P_{da} = V_{DD} \cdot I_{tot} = 5\pi V_{DD} \frac{Nf_c V_{eff} kT}{V_{n_th}^2} \left(2 + \frac{\gamma n}{\beta}\right)$$

Total Pd of ADC

$$P_{dpipe} = 2P_{damp} = 10\pi V_{DD} \frac{Nf_c V_{eff} kT}{V_{n_th}^2} \left(2 + \frac{\gamma n}{\beta}\right)$$

Required performances

14

Required gain and bandwidth of OpAmp and capacitance are determined by the resolution and conversion frequency.

Open loop gain

$$G_{(dB)} > 6N + 10$$

70dB: 10b
94dB: 14b

N: Resolution
 f_c : Conversion freq.

Quantization voltage

$$\overline{V_q^2} = \frac{1}{3} \left(\frac{V_{sig}}{2^N} \right)^2 = \frac{1}{3} \left(\frac{V_{DD} - 2V_{eff}}{2^N} \right)^2$$

ENOB: Effective # of bit

Thermal noise

$$V_{n_th}^2 = \overline{V_q^2} \left(2^{2\Delta ENOB} - 1 \right)$$

$\Delta ENOB$: Degradation from ideal

Unit capacitance

$$C_0 > \left(2 + \frac{\gamma n}{\beta} \right) \frac{kT}{V_{n_th}^2}$$

γ : noise coefficien $t \approx 2$

n : # of noise sources

β : feedback factor $\approx \frac{1}{3}$

GBW

$$GBW > Nf_c$$

C_0 and P_d at low voltage operation

15

Capacitance should be larger at low voltage operation to keep sufficient SNR. This results in rapid increase of power dissipation.

Low voltage doesn't make sense for pipeline ADC.



$$V_{s_pp} = 2(V_{DD} - 2V_{eff})$$

$$SNR \propto \frac{C_0 V_{s_pp}^2}{kT} \approx \frac{2C_0 (V_{DD} - 2V_{eff})^2}{kT}$$

$$C_0 \propto \frac{kT \cdot SNR}{(V_{DD} - 2V_{eff})^2}$$

$$f_c \propto GBW \propto \frac{g_m}{C_0} \approx \frac{2I_D}{C_0 V_{eff}}$$

$$P_d = I_D V_{DD} \propto C_0 f_c V_{eff} V_{DD} \propto \frac{f_c \cdot T \cdot SNR V_{eff} V_{DD}}{(V_{DD} - 2V_{eff})^2}$$



FoM: Figure of Merit of ADC

16


FoM stands for consumed energy normalized by the effective steps.

Low voltage operation for OpAmp based ADC increases FoM.

$$FoM(J) = \frac{P_d}{f_c \times 2^{ENOB}} = \frac{P_d \times 2^{\Delta ENOB}}{f_c \times 2^N} \quad P_d = 30\pi N f_c \left(2 + \frac{n\gamma}{\beta}\right) kT \left(\frac{2^{2N}}{2^{2\Delta ENOB} - 1}\right) V_{eff} \frac{V_{DD}}{(V_{DD} - 2V_{eff})^2}$$

$$FoM = 30\pi \left(2 + \frac{n\gamma}{\beta}\right) kT \left(\frac{2^{\Delta ENOB}}{2^{2\Delta ENOB} - 1}\right) V_{eff} \frac{V_{DD}}{(V_{DD} - 2V_{eff})^2}$$

$\Delta ENOB$: Degradation from ideal



12bit, 100MHz ADC

FoM vs. V_{DD}



An OpAmp based ADC consumes much conversion energy

$$P_d = I_D V_{DD} \propto C_0 f_c V_{eff} V_{DD} \propto \frac{f_c \cdot T \cdot SNR V_{eff} V_{DD}}{(V_{DD} - 2V_{eff})^2}$$

$$FoM(J) = \frac{P_d}{f_c \times 2^{ENOB}} = \frac{P_d \times 2^{\Delta ENOB}}{f_c \times 2^N}$$

$$f_c \propto GBW \propto \frac{g_m}{C_0} \approx \frac{2I_D}{C_0 V_{eff}}$$

12bit ADC



Comparator based ADC design : SAR ADC

Basic idea for low energy analog design


19

Conventional analog circuits consume larger energy.


Dynamic circuits doesn't consume larger energy.

CMOS: Consumed energy is **independent** of delay time.

CML, OpAmp



CMOS



$$f_{togle} \propto \frac{1}{T_r} \propto \frac{1}{R_o C_L}$$

$$P_d = fE_d = \frac{1}{2} fC_L V_{DD}^2$$

$$E_d = \frac{1}{2} C_L V_{DD}^2$$


$$f_{togle} \propto \frac{1}{R_o C_L}$$

SAR ADC

20


SAR can be designed to consume no static power.

SAR can realize larger signal swing compared with pipeline ADC.




**Not OpAmp based,
but comparator based**

**No resistors
No static current !
Potentially full swing**



Generating subtracted signal



$$E \approx \frac{1}{2} CV_{ref}^2$$

$$V_x = -(V_{sig} - n \cdot V_{ref})$$


$$0 < n < 1$$

Performance overview of SAR ADCs

21

FoM has lowered rapidly due to the progress of SAR ADC.

1/200 during three years.







Issue of comparator for SAR ADCs

22

A comparator has noise and this results in conversion error.

5b Charge Redistribution (CR) SAR ADC





V. Giannini, P. Nuzzo, V. Chironi, A. Baschirotto, G. van der Plas, and J. Craninckx, "An 820uW 9b 40MS/s Noise Tolerant Dynamic-SAR ADC in 90nm Digital CMOS," IEEE ISSCC 2008, Dig. of Tech. Papers, pp.238-239, Feb. 2008.

Dynamic comparator

23

A dynamic comparator is widely used to reduce static power.

The difference in input voltages causes a difference in discharging speed.




D. Schinkel, E. Mensink, E. Klumperink, Ed Van Tuijl, B. Nauta,


"A Double-Tail Latch-Type Voltage Sense Amplifier with 18ps Setup-Hold Time," ISSCC Dig. of Tech. Papers, pp.314-315, Feb., 2007.

Deriving noise equation

24



Equivalent circuit



Voltage and timing

TR noise

1) Sampling noise of Switch

$$\langle v_n^2 \rangle = \frac{kT}{C_L}, \quad \delta_{t_d}^2 = \frac{\langle v_n^2 \rangle}{\left(\frac{I_D}{C_L} \right)^2} = \frac{kTC_L}{I_D^2}$$

2) Transistor noise

$$\delta t = \frac{C_L}{I_D} \delta v \quad \text{Noise voltage of output by current noise}$$

$$v_n = \frac{1}{C_L} \int_0^{t_d} i_n dt \quad \delta_{t_d}^2 = \frac{C_L^2}{I_D^2} \delta_{vn}^2 = \frac{1}{I_D^2} \left\langle \left(\int_0^{t_d} i_n dt \right)^2 \right\rangle$$

$$\delta_{t_d}^2 = \frac{kTC_L}{I_{ds}^2} \left(\alpha \gamma \frac{V_{dd}}{V_{eff}} + 1 \right)$$

$$\delta V_{in}^2 = \left(\frac{V_{eff}}{\alpha} \frac{\delta_{td}}{t_d} \right)^2 = \frac{4kTV_{eff}^2}{\alpha^2 C_L V_{dd}^2} \left(\alpha \gamma \frac{V_{dd}}{V_{eff}} + 1 \right)$$



Match with noise simulation

25

The derived equation has a good match with simulation.

$$\delta V_{in}^2 = \frac{4kT V_{eff}^2}{\alpha^2 C_L V_{dd}^2} \left(\alpha \gamma \frac{V_{dd}}{V_{eff}} + 1 \right)$$

Noise in comparator



Required capacitance and consumed Energy

26


Node capacitances should be increased to realize higher ADC resolution.
This results in increase of consumed energy of the dynamic comparator.

Flash ADC:

E_c determines the minimum FoM

SAR ADC:

E_c cannot be neglected for higher resolution ADC



E_c : conversion energy



2fF & 4fJ	@8bit
40fF & 80fJ	@10bit
0.6pF & 1pJ	@12bit
10pF & 20pJ	@14bit

Noise improvement of dynamic comp.


27

Noise of comparator can be reduced by complementary ckt. and an optimization of the node capacitance.

Dynamic comparator



Noise of comparator



M. Miyahara, Y. Asada, D. Paik, and A. Matsuzawa, "A Low-Noise Self-Calibrating Dynamic Comparator for High-Speed ADCs," A-SSCC, Nov. 2008.

Yusuke Asada, Kei Yoshihara, Tatsuya Urano, Masaya Miyahara, and Akira Matsuzawa, "A 6bit, 7mW, 250fJ, 700MS/s Subranging ADC," A-SSCC, 5-3, pp. 141-144, Taiwan, Taipei, Nov. 2009.

P_d estimation of SAR ADC

28

Divide SAR ADC into three different circuits.


1) S/H&CDAC

$$p_{ds} = 2f_c C_s V_{DD}^2$$

2) Comparator

$$p_{dc} = 2(N + 2)f_c C_L V_{DD}^2$$

$$C_s \propto \frac{2^{2N}}{V_{DD}^2}$$



$$C_L \propto \frac{2^{2N}}{V_{DD}^3}$$

2) Logic gates and switch drivers $p_{dc} = 2Nf_c C_g V_{DD}^2$ $C_g: \text{const}$

C_s : Total sampling capacitance

C_L : Load capacitance of comparator

C_g : Effective capacitance of gates and switches

Equations to estimate the ADC performance

29

Quantization voltage $\overline{V_q^2} = \frac{1}{3} \left(\frac{V_{DD}}{2^N} \right)^2$

Permitted thermal noise $V_{n_th}^2 = (2^{2\Delta ENOB} - 1) \overline{V_q^2}$ **Thermal Noise of COMP.** $V_{n_th}^2 = \frac{4kT}{C_L} \left(\gamma \frac{V_{DD}}{V_{eff}} + 1 \right) \left(\frac{V_{eff}}{V_{DD}} \right)^2$

Sampling capacitor $C_s = \frac{4kT}{V_{n_th}^2}$ **Load Capacitor Of COMP.** $C_L = \frac{4kT}{V_{n_th}^2} \left(\gamma \frac{V_{DD}}{V_{eff}} + 1 \right) \left(\frac{V_{eff}}{V_{DD}} \right)^2$

P_d of S/H $p_{ds} = 2f_c C_s V_{DD}^2$

P_d of COMP. $p_{dc} = 2(N+2)f_c C_L V_{DD}^2$ $FoM = \frac{(P_{ds} + P_{dc} + P_{dg}) \cdot 2^{\Delta ENOB}}{f_c \times 2^N}$



P_d of Gate $p_{dg} = 2Nf_c C_g V_{DD}^2$

C, P_d, and FoM vs. V_{DD}

30

C_s and C_L increase with reducing V_{DD}, since the quantization voltage decreases with reducing V_{DD}.

P_d of S/H is constant for V_{DD}, however P_d of comparator increases with reducing V_{DD}.
 P_d of logic gate decreases rapidly with reducing V_{DD}.




FoM vs. V_{DD}

31

FoM can be lowered by reducing V_{DD}, if P_d of logic gate is dominant.

Thus the voltage lowering is effective to reduce P_d for low resolution ADC,
However, it is still difficult to reduce P_d by reducing V_{DD} for high resolution ADC,
even if SAR ADC architecture is used.



$$N = 12\text{bit}$$

$$F_c = 100\text{MHz}$$

$$\Delta ENOB = 0.5\text{bit}$$

$$\gamma = 2$$

$$T = 300^\circ K$$

$$V_{eff} = 0.15V$$

Example: An ultra-low power CDC



32

We have developed an ultra-low power Capacitance to Digital Converter.

1. 10b SAR like architecture
2. Self-clocking
3. Single to differential

3nA @ 30 times/sec

Tuan Minh Vo, Yasuhide Kuramochi, Masaya Miyahara, Takashi Kurashina, and Akira Matsuzawa
“A 10-bit, 290 fJ/conv. Steps, 0.13mm², Zero-Static Power, Self-Timed Capacitance to Digital Converter.”
SSDM 2009, OC⁻





Self clocking technique

33

Self-clocking scheme is very useful

- 1) Reducing power consumption (Clock circuits, routing clock,)
- 2) Just an enable command signal is required. No need of clock.
Suitable for micro controller.

Comparison is ended if the output voltages are not same.




60GHz Short range mm-wave system

Frequency plan in 60 GHz range

35

Wide frequency range for 60 GHz short distance communication

BW: 1.8GHz, 4 channels




IEEE 802.15.3c

802.15.3c-2009, IEEE Std., Oct. 2009. [Online]. Available
<http://standards.ieee.org/getieee802/download/802.15.3c-2009.pdf>

System block diagram

36

Matsuzawa and Okada lab. developing




Equipment image


37

Two chips solution on one PCB with antenna

Low cost system




Gain: 5.6 dBi



Developed chips

38


65nm CMOS (RF)



Tokyo Tech

K. Okada, .., A. Matsuzawa
ISSCC 2012

40nm CMOS (BB)




SONY

38

Block Diagram of RF Chip


39



39

Block Diagram of BB Chip



40



40



RF Measurement Setup

41



RF+BB Measurement Setup

42



7.0Gb/s 16QAM (max 10Gb/s)

43

Channel	ch.1	ch.2	ch.3	ch.4	Max rate
Constellation					
Spectrum					
Back-off	4.4dB	4.6dB	5.0dB	5.7dB	5.0dB (ch.3)
Data rate*	7.0Gb/s	7.0Gb/s	7.0Gb/s	7.0Gb/s	10.0Gb/s (ch.3)
EVM**	-23.0dB	-23.0dB	-23.3dB	-22.8dB	-23.0dB (ch.3)
Distance***	0.3m	0.5m	0.5m	0.3m	>0.01m (ch.3)

*The roll-off factor is 0.25. The bandwidth is 2.16GHz except for Max rate.

**EVM through Tx and Rx boards.

***Maximum distance within a BER of 10^{-3} . The 6-dBi antenna in the package is used.

Performance comparison (RF+BB)

44


World's fastest data rate with low power

	Integration	Data rate (16QAM)	Ch.	P_{DC} (Tx/Rx)
CEA-LETI [5]	RF (Hetero)	3.8Gb/s	-	1,357mW / 454mW
SiBeam [6]	RF (Hetero)	3.8Gb/s	Ch.1-2	1,820mW / 1,250mW
Tokyo Tech (This work)	RF (Direct) +analog BB +digital BB	RF+BB: 6.3Gb/s	Ch.1-4	RF:319mW / 223mW BB:196mW / 398mW

[1] K. Okada, et al., ISSCC 2011 [4] H. Asada, et al., A-SSCC 2011 [5] A. Siligaris, et al., ISSCC 2011 [6] S. Emami, et al., ISSCC 2011 [12] C. Marcu, et al., ISSCC 2009

Comparison of 60GHz RF front-end

45




Developing baseband SoC


46

Developed chip integrating ADC, DAC, VGA, and PLL, using 40nm CMOS technology.

RX: 300mW, TX: 110mW
40nm CMOS technology




ADC 5b, 3GSps, 12mW/ch
Tokyo tech developed




Analog Baseband : ADC

47



On-chip foreground calibration



VGA Gain range	0-40 dB
ADC Resolution	5 bit
Sampling rate	2304 MS/s
Power Consumption	VGA : 9 mW ADC : 12 mW*
DNL, INL	< 0.8 LSB
SNDR	26.1 dB
FoM of ADC	316 fJ/conv.-s

*single channel inc. S/P

47

ADC Comparison

	Architecture	Cal.	fs [GS/s]	SNDR [dB]	Power [mW]	FoM [fJ/-c.s.]	Process [nm]	Area [mm ²]
[1]	Flash	-	3.5	31.2	98	946	90	0.149
[2]	SAR	Internal	2.5	34.0	50	489	45	1
[3]	Folding	Internal	2.7	33.6	50	474	90	0.36
[4]	Pipeline, Folding	External	2.2	31.1	2.6	40	40	0.03
[5]	Flash	Internal	2.88	27.8	36	600	65	0.25
This work	Flash	Internal	2.3	26.1	12	316	40	0.06

[1] K. Deguchi, et al., *VLSI Circuits* 2007 [2] E. Alpman, et al., *ISSCC* 2009

[3] Y. Nakajima, et al., *VLSI Circuits* 2007 [4] B. Verbruggen, et al., *ISSCC* 2010

[5] T. Ito, et al., *A-SSCC* 2010

Flash and sub-ranging ADCs

Flash ADC


50

- Expecting highest speed
- Comparator determines the ADC performance

$$N \leq 6$$

**Offset mismatch mainly determines the effective resolution.
Thermal noise can be neglected because of low resolution.**


Flash ADC
Comparator
Array
6b: 63



$$V_q = \frac{V_{FS}}{2^N}$$

6b: 63 $V_{FS} = 1.0V$

$V_q = 16mV$, Mismatch <3mV



FoM of Flash ADC

51

FoM of flash ADC is determined by energy consumption of unit comparator and the degradation of effective bit.

Reduction of consumed energy and increase of ENOB are very important.

$$FoM = \frac{P_d}{f_s \times 2^{ENOB}} \approx \frac{E_c \cdot f_s \cdot 2^N}{f_s \times 2^{N-\Delta ENOB}} = E_c \cdot 2^{\Delta ENOB}$$

$$E_c = CV_{DD}^2 \quad E_c: \text{Energy/Comparator}$$

$$\Delta ENOB = \frac{1}{2} \log_2 \left[1 + 12 \left\{ \left(\frac{V_{\text{off}}(\sigma)}{V_q} \right)^2 + \left(\frac{V_n(\sigma)}{V_q} \right)^2 \right\} \right]$$


Offset mismatch

Thermal noise (can be neglected)

Performance of flash ADC

52

FoM is degraded by the offset mismatch voltage of the comparator.
Offset mismatch voltage should be reduced at low voltage operation.



$$FoM = \frac{P_d \cdot 2^{\Delta ENOB}}{f_c \times 2^N}$$

$$\Delta ENOB = \frac{1}{2} \log_2 \left(1 + 12 \left(\frac{V_{off}(\sigma)}{V_q} \right)^2 \right)$$

$V_{off}(\sigma)$: Offset mismatch


V_q : 1 LSB voltage

Tradeoff: mismatch and energy consumption

53

Serious tradeoff between mismatch of transistor and gate area.

Larger transistor is required to reduce mismatch voltage and results in increase of gate area and consumed energy.



Example

6bit ADC: $V_{\text{off}} < 3\text{mV}$
 $E_c < 50\text{fJ} \rightarrow 0.1\mu\text{m}^2 \rightarrow V_{\text{off}} = 20\text{mV}$
Needs mismatch compensation
 $20\text{mV} \rightarrow 3\text{mV}$

$$V_{\text{offset}}(\sigma) \propto \frac{1}{\sqrt{LW}}$$

$$E_c \propto C_c \propto LW$$


$$E_c \propto \frac{1}{V_{\text{offset}}^2(\sigma)}$$

FoM vs. Area

54

Occupied area should be reduced to lower the FoM.



We must pay much attention to the occupied area.




$$E_c \propto C \propto Area$$

Mismatch compensation for the dynamic comparator

Mismatch can be compensated by change of capacitance or current



Equivalent circuit for the first stage



$$\text{Delay time } t_d = \frac{V_{DD} C_L}{2 I_D}$$

$$I_D \propto (V_{gs} - V_T)^\alpha = V_{eff}^\alpha$$

$$g_m = \frac{dI_D}{V_{eff}} = \alpha \frac{I_D}{V_{eff}}$$

$$\frac{dt_d}{dV_i} = \frac{dt_d}{dI_D} \cdot \frac{dI_D}{dV_i} = -\frac{V_{DD} C_L}{2 I_D} \frac{g_m}{I_D} = -t_d \frac{\alpha}{V_{eff}} \quad \therefore \frac{g_m}{I_D} = \frac{\alpha}{V_{eff}}$$

$$\therefore \frac{\Delta t_d}{t_d} = \alpha \frac{\Delta V_i}{V_{eff}} \quad \frac{\Delta t_d}{t_d} = \left(\frac{\Delta C_L}{C_L} - \frac{\Delta I_D}{I_D} \right)$$


$$\therefore \frac{\Delta t_d}{t_d} = \alpha \frac{\Delta V_i}{V_{eff}}$$

$$\Delta V_i = \frac{V_{eff}}{\alpha} \left(\frac{\Delta C_L}{C_L} - \frac{\Delta I_D}{I_D} \right)$$

Digital calibration methods for mismatch


56

Resistor ladder type





Current
calibration

Capacitor array type



Capacitance
calibration



Binary weighted capacitor array


Y. Asada, K. Yoshihara, T. Urano, M. Miyahara and A. Matsuzawa,

"A 6bit, 7mW, 250fJ, 700MS/s Subranging ADC" A-SSCC, pp. 141-144, Nov. 2009.

Effect of digital mismatch compensation

57


The mismatch voltage can be reduced from 14mV to 1.7mV.



Area comparison

58

Penalty area for digital compensation will be reduced with technology scaling.





Issue of resistive DAC to generate V_{REF}

59

Resistive DAC consumes static power and has a serious tradeoff between P_d and speed.

$$\tau_{ref \max} \approx \left\{ \frac{R}{4} + R_{on} \right\} C_{pr} = \left\{ \frac{V_{ref}}{4I_{ref}} + R_{on} \right\} C_{pr}$$

$$\tau \propto \frac{1}{I}$$



Advantage of capacitive DAC to generate V_{REF}



60

Capacitor DAC doesn't consume static power and has no trade off between P_d and speed.

$$V_{out} = \frac{-1}{1 + \frac{C_p}{C_{tot}}} (V_{IN} - n \cdot V_{REF})$$

$$\tau \approx R_{on} C$$

$$E_d \approx CV_{DD}^2$$




Operating as S/H circuit

- No static power consumption ($360\mu\text{W}@1\text{GHz}$)
- Smaller C_u realize faster settling time
($t_{DAC} = 3.4 r_{on} C_u < 80\text{ps}$ @ $r_{ON} = 1\text{k}\Omega$, $C_u = 15\text{fF}$)


Settling time and power

61

CDAC realizes faster settling time to RDAC with low power consumption.



Time response





Power dissipation

6bit sub-ranging ADC using CDAC

62

6 bit ADC has been realized in a 90 nm 10M1P CMOS technology with a chip area of 0.13mm²



Y. Asada, K. Yoshihara, T. Urano, M. Miyahara and A. Matsuzawa,

“A 6bit, 7mW, 250fJ, 700MS/s Subranging ADC” A-SSCC, pp. 141-144, Nov. 2009.

Performance comparison

63

Attain lowest FoM at that time

	[1]	[2]	[3]	[4]	[6]	This Work
Resolution(bit)	6	6	6	6	6	6
fs(GS/s)	0.8	1.2	0.7	1.25	1	0.7
SNDR(DC/Nyq.)	35/32	34/33	31/30	34/28	35/33	35/34
Pd (mW)	12	75	24	32	30	7
Active area(mm ²)	0.13	0.43	0.052	0.09	0.18	0.13
VDD(V)	1.2	1.2	1.2	1.2	1.2/1.0	1.2
FoM(pJ)	0.44	2.17	1.31	1.22	0.8	0.25
CMOS Tech.(nm)	65	130	130	130	90	90
Architecture	Flash	Flash	Pipeline	2b-SAR	Subrange	Subrange

[1] C-Y. Chen, VLSI Circuits 2008.

[2] B-W. Chen, A-SSCC 2008.

[3] F. C. Hsieh, A-SSCC 2008.

[4] Z. Cao, ISSCC 2008.

[6] Y. C. Lien, A-SSCC 2008.


Voltage lowering: FoM vs. V_{DD}

64

FoM can be reduced drastically by reducing supply voltage V_{DD} .

ENOB is degraded by the reduction of V_{DD} , however little affects the FoM.

Energy reduction by reducing V_{DD} is dominant.



$$\Delta ENOB = \frac{1}{2} \log_2 \left(1 + 12 \left(\frac{V_{off} (\sigma)}{V_q} \right)^2 \right)$$

$$E_c = C_c V_{DD}^2 + \frac{V_{DD} \cdot I_c \exp \left(- \frac{V_T}{S} \right)}{f_c}$$

$$FoM \approx E_c \cdot 2^{\Delta ENOB}$$

E_c : Energy consumption for each comparator and followed logic circuits.


FoM delay (FD) product

65

The FD product suggests the balance between the number of interleaving and decrease of energy consumption.

Delay is increased and the operating speed is lowered by reducing V_{DD}

We should investigate the optimum V_{DD} by FD product.



$$FD = FoM \times Delay$$



Delay time

$$T_d = k \frac{V_{DD}}{(V_{DD} - V_T)^\alpha}$$

Forward body biasing

66

Forward body biasing can decrease the delay time (1/2) and can be used easily at 0.5 V operation.




Increased leakage current in the proposed ADC is 0.32 mA by forward body biasing.

ADC Structure


67

5bit 0.5V 600MSps Flash ADC is designed and fabricated in 90nm CMOS.

S/H circuits use gate boosted switches.



Block diagram of ADC



Chip microphotograph

M. Miyahara , J. Lin, K. Yoshihara, and A. Matsuzawa,
“A 0.5 V, 1.2mW, 160fJ, 600 MS/s 5 bit Flash ADC”
A-SSCC, pp. 177-180, Nov. 2010.

Performance Summary

68

A high speed and low FoM 0.5V flash ADC has been realized.

Reference #	[7]	[8]	[9]	[10]	This work
Resolution (bit)	5	5	5	5	5
fs (GS/s)	0.5	1.75	1.75	0.06	0.6
SNDR (dB)	26	30	30	26	27
Pd (mW)	5.9	2.2	7.6	1.3	1.2
Active area (mm ²)	0.87	0.017	0.03	-	0.083
Vdd (V)	1.2	1	1	0.6	0.5
FoM(fJ)	750	50	150	1060	160
CMOS Tech. (nm)	65	90	90	90	90
Architecture	SAR	Fold+Flash	Flash	Flash	Flash

$$\text{FoM}_{\text{Fmax}} = 160 \text{fJ} @ 600 \text{MSps}$$
$$\text{FoM}_{\text{Best}} = 110 \text{ fJ} @ 360 \text{MSps}$$

- [7] B. P. Ginsburg, J. Solid-State Circuits 2007.
- [8] B. Verbruggen, ISSCC 2008.
- [9] B. Verbruggen, VLSI Circuits 2008.
- [10] J. E. Proesel, CICC 2008.

Reducing static power

Resistor DAC → Capacitor DAC

OpAmp based → Comparator based

Reducing capacitance

$$E_d \approx CV_{DD}^2$$

$$\Delta V_T \propto \frac{1}{\sqrt{C_G}}$$

$$\overline{V_n} \propto \frac{1}{\sqrt{C}}$$

of CMP Flash → Sub-range → SAR

TR size Large TR → Small TR with compensation

Noise Use complementally ckt.

Clock Use self clocking

Reducing voltage

Effective to digital gates and low resolution ADC

Use forward or adaptive body biasing