


A 60-GHz Digitally-Controlled Phase Modulator with Phase Error Calibration

**Rui WU, Ning Li, Kenichi Okada,
and Akira Matsuzawa
Tokyo Institute of Technology**

Background

- 9-GHz unlicensed bandwidth
- Several Gbps wireless communication
 - e.g. IEEE 802.15.3c
 - $\text{QPSK} \rightarrow 3.5 \text{ Gbps/ch}$
 - $16\text{QAM} \rightarrow 7 \text{ Gbps/ch}$




[1] <http://www.tele.soumu.go.jp>

Conventional 60-GHz Transmitter

2

- Direct-conversion architecture
 - Small area
 - Low power consumption
 - Free of imagine frequency issue



Cartesian Modulator Issues(1/2)

3


- I/Q phase mismatch

$$EVM(\%) = \frac{L_{err}}{L_{ref}} \times 100\%$$

For $\theta = 10^\circ$

Phase error = 5°

$EVM(\%) \approx 12.7\%$



QPSK Constellation

Cartesian Modulator Issues(2/2)

4


- I/Q gain mismatch

$$EVM(\%) = \frac{L_{err}}{L_{ref}} \times 100\%$$

For $20\log_{10} \delta = 1 \text{ dB}$


Phase error $\approx 3^\circ$

$EVM(\%) \approx 8.6\%$





Proposed Phase Modulator

5



Phase Calibration Principle (1/2)

6



Phase Calibration Principle (2/2)

7

- Insensitivity to the phase shift of mixer.

$$P = k \cos(\phi + \Delta\theta)$$

$$\text{Phase 1: } \phi_1 + \Delta\theta = \arccos(P_1/k)$$

$$\text{Phase 2: } \phi_2 + \Delta\theta = \arccos(P_2/k)$$

Phase 2-Phase 1:


$$\phi_2 - \phi_1 = \arccos(P_2/k) - \arccos(P_1/k)$$

Varactor-Loaded TL

$$\varphi = \tan^{-1} \left[\frac{Y_C^2 X_L - 2Y_C - X_L}{2(1 - Y_C X_L)} \right]$$

where


$$Y_C = \frac{1}{2} \omega (C_P + C_{\text{var}}) Z_0$$




[2] F. Ellinger et. al, TMTT 2003.

Phase Shifter Architecture

9




Phase Shifter Sim. Result



Phase Shifter Sim. Result

11




- The phase accuracy of the modulator will be greatly improved over PVT variations by using the proposed technique.

Thank you for your attention!

Phase Shifter Loss Variation


14




Loss Variation Issue

15


- Calibration error



Transmission Line Loss



Varactor Quality Factor



Attenuation Constant:

$$\alpha \propto \frac{1}{Q^2}$$

[3] A. S. Nagra et. al, TMTT 1999.


Loss from Varactor

18

$$\alpha = (2\pi f) \frac{L_s}{2r_s Q^2 \sqrt{1 - \cos(\beta)^2}}$$

where


$$\cos(\beta) = 1 - (2\pi f)^2 \frac{L_s (C_p + C_{var})}{2}$$



[3]A. S. Nagra et. al, TMTT 1999.

Variable Gain Amplifier (Sim.)

19



- **High Speed Interface Mode**

Data rate	EVM (dB)	EVM (%)
Up to 1.5Gb/s	-7	45%
2.1Gb/s to 2.7 Gb/s	-14	20%
2.8 Gb/s to 5.3 Gb/s	-21	9%
Above 5.4 Gb/s	-23	7%

Performance Comparison

21



60 GHz	[4]	[5]	[6]	This work (Aim)
EVM	9.5%	6%	12%	6%
Modulation	$\pi/4$ DQPSK	QPSK	QPSK	QPSK
Bandwidth	20 MHz	20 MHz	1 MHz	1.7 GHz
Topology	Modified Gilbert-cell	Sub-harmonic Gilbert-cell	Fundamental Reflection-type	Direct Phase Shifting
Process	CMOS	CMOS	GaAs HBT	CMOS

[4] J.-H. Tsai, TMTT 2011.

[5] J.-H. Tsai et. al, TMTT 2007.

[6] H.-Y. Chang, TMTT 2004.


Direct Phase Modulation

22

$$EVM(\%) = \frac{L_{err}}{L_{ref}} \times 100\%$$

Phase error = 3°

$EVM(\%) \approx 5.2\%$



QPSK Constellation

Power Consumption

23




	Phase shifter	Phase inverter	Mixer + Amplitude detector
This work	0 mW	11.5 mW	7.7 mW

Conventional 60-GHz Transmitter

24

Pros	Cons
<ul style="list-style-type: none">➢ Small area➢ Low power consumption➢ Free of imagine frequency issue	<ul style="list-style-type: none">➢ High linearity PA is required➢ Low Power Added Efficiency (PAE)➢ High performance 60-GHz Q-PLL is needed




Direct-Conversion Architecture

WU Rui, Tokyo Tech

Proposed Polar Tx Block Diagram

25



- ☺ PAE can be improved for a wide output power range
- ☺ Gate injection is suitable for wideband (several GHz) AM signal

Design Considerations for Blocks

26



Blocks (state)	Design Considerations
PA (designing)	<ul style="list-style-type: none">➢ Capable for wideband AM injection➢ High peak PAE (> 15%)➢ Saturation output power > 10 dBm
VGA (designing)	<ul style="list-style-type: none">➢ Gain tuning range of 5dB~10dB➢ Small phase shift variation with gain tuning
Phase Modulator (designing)	<ul style="list-style-type: none">➢ Broadband characteristic for all ports➢ Phase calibration capability
Synchronization Block (unsolved)	<ul style="list-style-type: none">➢ Compensation for the delay difference between AM and PM signals

Phase Shifter S11 and S22

27

