

Area Reduction of Millimeter-Wave CMOS Amplifier Using Narrow Transmission Line

Yuki Tsukui, Hiroki Asada, Changyo Han,
Kenichi Okada, and Akira Matsuzawa


Tokyo Institute of Technology, Japan

- **Background**
- **Transmission line**
 - Structure
 - Characterization
- **Power amplifier**
 - Schematic
 - Die micrograph
 - Simulation
- **Conclusion**


Background

Characterization of 60GHz

- ⌚ Attenuation is large.
- 😊 Wide bandwidth can be used without license.




Suitable for short range and very high-speed wireless communication



MIC The radio use web site:

<http://www.tele.soumu.go.jp/index.htm>

Application




High-speed file/data transfer

3.5Gbps(QPSK)

7Gbps(16QAM)


(IEEE802.15.3c)



Matching block

- Lumped-element component
 - ⌚ Very widely
 - ⌚ Scalable model is difficult to be built.
- Transmission line(TL)
 - 😊 Scalable

Loss of passive devices




No backside metallization

Conductor loss + Substrate eddy-current loss


50Ω T-line loss: 0.5 – 1.5dB/mm @60GHz

	Si CMOS	GaAs
Wire width	10 μm	100 μm
Wire thickness	1 – 2 μm	10 μm
Dielectric thickness	< 5 μm	100 μm

The structure of TL




W: The width of signal line
G **G :** The distance between
 the side grounds



The optimization
 of TL by W and G

TL at 60GHz



Equivalent circuit


G is not so large in CMOS.

$$\alpha \approx \frac{R}{2Z} = \frac{R}{2} \sqrt{\frac{C}{L}}$$

$$\beta \approx \omega \sqrt{LC}$$

$$Q = \frac{\beta}{2\alpha}$$

Larger R, L





Larger α , β

Y. Tsukui, Tokyo tech.

Wavelength of transmission line:





$$\lambda = \frac{2\pi}{\beta}$$

Larger β  Smaller wavelength



Narrow TLs lead to shorter matching blocks.


The characterizations of TL







$G = 20\mu\text{m}$ is fixed and W is varied.

The characterizations of TL

- $W = 6\mu\text{m}, G = 20\mu\text{m}$
- $W = 10\mu\text{m}, G = 40\mu\text{m}$




Comparison



Schematic


10

- 1-stage amplifiers are designed by using the TLs of $W=6$ and $10\mu m$ for matching blocks.




- 65nm CMOS process
- Transistor size: $2 \times 20\mu m$

Simulation (Power gain)



- $W = 6\mu\text{m} : 6.1\text{dB}$
- $W = 10\mu\text{m} : 7.1\text{dB}$


Loss per wavelength




- $W = 6\mu\text{m} : 3.2\text{dB}$
- $W = 10\mu\text{m} : 2.1\text{dB}$

Simulation (Power sweep)

13

TOKYO TECH
Driving Excellence(a) $W = 6\mu\text{m}$


- $P_{1\text{dB}}=2.2 \text{ dBm}$
- $P_{\text{sat}}=9.6 \text{ dBm}$
- $\text{PAE}@P_{1\text{dB}}=6.8\%$

(b) $W = 10\mu\text{m}$


- $P_{1\text{dB}}=3.0 \text{ dBm}$
- $P_{\text{sat}}=9.3 \text{ dBm}$
- $\text{PAE}@P_{1\text{dB}}=9.0\%$

The die micrograph

14




(a) $W = 6\mu\text{m}$



(b) $W = 10\mu\text{m}$

- $W = 6\mu\text{m} : 230\mu\text{m} \times 280\mu\text{m}$
- $W = 10\mu\text{m} : 280\mu\text{m} \times 590\mu\text{m}$



Using narrow TLs
reduced chip area
by 60%.

- Transmission line with $6\mu\text{m}$ signal line width is used to investigate area reduction of mmW amplifiers.
- The core size of the amplifier is reduced by 60% while achieving the standard performance.