

# Test Structures for Millimeter-Wave CMOS Circuit Design

Kenichi Okada


Tokyo Institute of Technology, Japan

# Outline

- • Motivation
- Issues for mmW CMOS Circuits
- Device Characterization
- De-embedding
- Conclusion


# Motivation

2



# Motivation

3



# Applications

**24GHz: Automotive radar**

**60GHz: IEEE 802.15.3c, WirelessHD, etc.**


**77-79GHz: Automotive radar**

**94GHz: Imaging**


**Ultra high speed**

**Wireless communication**

**By CMOS**



## 60GHz unlicensed band



\*<http://www.tele.soumu.go.jp>

- 9GHz-BW around 60GHz
  - Several-Gbps wireless communication
- Use of CMOS process
  - Fab. cost is very important to generalize it.  
RF&BB mixed chip can be realized.


# 60GHz channel plan

6

## IEEE802.15.3c

Ref: IEEE 802.15-09-192-003c with draft doc.

Channel Number	Low Freq. (GHz)	Center Freq. (GHz)	High Freq. (GHz)	Nyquist BW (GHz)	Roll-Off Factor
A1	57.24	58.32	59.40	1.76	0.227
A2	59.40	60.48	61.56	1.76	0.227
A3	61.56	62.64	63.72	1.76	0.227
A4	63.72	64.80	65.88	1.76	0.227



4 channel of 2.16GHz-BW

# Overview on TG3c System Design

7


- One unified MAC
- Three PHYs optimized for respective and specific market segments
  - **Single carrier (SC) PHY**
    - low complexity, low power consumption and low cost
    - handheld mobile applications
  - **High speed interface (HSI) PHY - OFDM**
    - low latency bi-directional data communications
    - PC peripherals
  - **AV PHY - OFDM**
    - optimized for high speed uncompressed video transmission
    - Audio/visual consumer electronics (CE) applications

Ref: IEEE 802.15-09-192-003c

e.g., 3Gbps(QPSK), 6Gbps(16QAM), 9Gbps(64QAM)  
**x4ch**

- Motivation
- • Issues for mmW CMOS Circuits
- Device Characterization
- De-embedding
- Conclusion


# 60GHz Direct-conversion transceiver




**60GHz 2.16GHz-full 4ch direct-conversion by CMOS Tr**  
**QPSK 3Gbps & 16QAM 6Gbps & 64QAM 9Gbps**  
**IEEE 802.15.3c conformance**  
**Dynamic power management: <300mW for RF front-end**

# Circuit blocks of 60GHz transceiver


10




**60GHz LNA**




**Down-Mixer**




**20GHz PLL**



**60GHz PA**



**Up-Mixer**




**I/Q Tripler**

**FUJITSU(Eshuttle) CMOS 65nm**


Layout parasitics become critical for mmW circuit design.

1. Interconnects between circuit components become close to the wave length.
2. Dummy metal for CMP
3. Tr gain is very small, and TL is lossy.

Matching  
blocks



Inductor@5GHz




Transmission line@60GHz

At 60GHz, every interconnects should be dealt with as a distributed component.

→ The accurate characterization is required.

# Loss of passive devices




**No backside metallization**

**Conductor loss + Substrate eddy-current loss**

**50Ω T-line loss: 0.5 – 1.5dB/mm @60GHz**

	<b>Si CMOS</b>	<b>GaAs</b>
<b>Wire width</b>	<b>10μm</b>	<b>100μm</b>
<b>Wire thickness</b>	<b>1 – 2μm</b>	<b>10μm</b>
<b>Dielectric thickness</b>	<b>&lt; 5μm</b>	<b>100μm</b>

# Multi-level interconnects(65nm CMOS)




<http://www.tamaru.kuee.kyoto-u.ac.jp/~tsuchiya/LSI-3D-CG.html>

- Every tiers have a different cross-sectional structure with different dielectric constant.
- EM simulation becomes considerably difficult.
- Cu wire needs high-resistance barrier metal.


# Density rule for CMP

CMP (Chemical Mechanical Polishing/Planarization)  
every metal layers are polished.




- **Uneven metal density causes nonuniform metal thickness.**
- **Dummy metals are required to keep a constant metal thickness.**

# Dummy metal







# Dummy metal in TL





To avoid random production of dummy metal, it is manually placed to keep good reproducibility.



# Dummy influence on T-line



# Dummy influence on T-line





## Dummy metals are required for CMP.

- **Loss** (mainly caused by eddy current)
  - Too-close dummy causes loss in T-lines.
- **Parasitic capacitance**
- **Layout complexity**
  - The common MS model cannot be used.
  - EM simulation is also difficult.

# Tile-based layout

Each component is previously measured and modeled.  
The same layout is utilized to maintain modeling accuracy.



# In-house PDK

See inside of top\_pdk and top\_meas.  
top\_pdk top\_meas

To see simulation results, copy top\_pdk.dds and top\_meas.dds.

PDK	Nominal	Fast	Slow
<b>PVT</b>			
<b>NMOS</b>			
<b>PMOS</b>			
<b>Varactor</b>			
<b>MIM</b>			
<b>MOS cap</b>			

**model C**

- Capacitor (model)**: Layout: (Layout: `cap_01_s01.koutz_kouty_35`, `cap_01_s02.koutz_kouty_35`, `cap_01_s03.koutz_kouty_35`, `cap_01_s04.koutz_kouty_35`, `cap_01_s05.koutz_kouty_35`, `cap_01_s06.koutz_kouty_35`, `cap_01_s07.koutz_kouty_35`, `cap_01_s08.koutz_kouty_35`, `cap_01_s09.koutz_kouty_35`, `cap_01_s10.koutz_kouty_35`, `cap_01_s11.koutz_kouty_35`, `cap_01_s12.koutz_kouty_35`, `cap_01_s13.koutz_kouty_35`, `cap_01_s14.koutz_kouty_35`, `cap_01_s15.koutz_kouty_35`, `cap_01_s16.koutz_kouty_35`, `cap_01_s17.koutz_kouty_35`, `cap_01_s18.koutz_kouty_35`, `cap_01_s19.koutz_kouty_35`, `cap_01_s20.koutz_kouty_35`)
- MIM TL (model)**: Layout: (Layout: `MIM_TL_s01.koutz_kouty_10`, `MIM_TL_s02.koutz_kouty_10`, `MIM_TL_s03.koutz_kouty_10`, `MIM_TL_s04.koutz_kouty_10`, `MIM_TL_s05.koutz_kouty_10`, `MIM_TL_s06.koutz_kouty_10`, `MIM_TL_s07.koutz_kouty_10`, `MIM_TL_s08.koutz_kouty_10`, `MIM_TL_s09.koutz_kouty_10`, `MIM_TL_s10.koutz_kouty_10`, `MIM_TL_s11.koutz_kouty_10`, `MIM_TL_s12.koutz_kouty_10`, `MIM_TL_s13.koutz_kouty_10`, `MIM_TL_s14.koutz_kouty_10`, `MIM_TL_s15.koutz_kouty_10`, `MIM_TL_s16.koutz_kouty_10`, `MIM_TL_s17.koutz_kouty_10`, `MIM_TL_s18.koutz_kouty_10`, `MIM_TL_s19.koutz_kouty_10`, `MIM_TL_s20.koutz_kouty_10`)
- Transmission Line (model)**: Layout: (Layout: `TLine_s01_koutz_kouty_10`, `TLine_s02_koutz_kouty_10`, `TLine_s03_koutz_kouty_10`, `TLine_s04_koutz_kouty_10`, `TLine_s05_koutz_kouty_10`, `TLine_s06_koutz_kouty_10`, `TLine_s07_koutz_kouty_10`, `TLine_s08_koutz_kouty_10`, `TLine_s09_koutz_kouty_10`, `TLine_s10_koutz_kouty_10`, `TLine_s11_koutz_kouty_10`, `TLine_s12_koutz_kouty_10`, `TLine_s13_koutz_kouty_10`, `TLine_s14_koutz_kouty_10`, `TLine_s15_koutz_kouty_10`, `TLine_s16_koutz_kouty_10`, `TLine_s17_koutz_kouty_10`, `TLine_s18_koutz_kouty_10`, `TLine_s19_koutz_kouty_10`, `TLine_s20_koutz_kouty_10`)
- RF PAD (model)**: Layout: (Layout: `RF_PAD_s01_koutz_kouty_10`, `RF_PAD_s02_koutz_kouty_10`, `RF_PAD_s03_koutz_kouty_10`, `RF_PAD_s04_koutz_kouty_10`, `RF_PAD_s05_koutz_kouty_10`, `RF_PAD_s06_koutz_kouty_10`, `RF_PAD_s07_koutz_kouty_10`, `RF_PAD_s08_koutz_kouty_10`, `RF_PAD_s09_koutz_kouty_10`, `RF_PAD_s10_koutz_kouty_10`, `RF_PAD_s11_koutz_kouty_10`, `RF_PAD_s12_koutz_kouty_10`, `RF_PAD_s13_koutz_kouty_10`, `RF_PAD_s14_koutz_kouty_10`, `RF_PAD_s15_koutz_kouty_10`, `RF_PAD_s16_koutz_kouty_10`, `RF_PAD_s17_koutz_kouty_10`, `RF_PAD_s18_koutz_kouty_10`, `RF_PAD_s19_koutz_kouty_10`, `RF_PAD_s20_koutz_kouty_10`)
- DC probe (meas.)**: Layout: (Layout: `dc_probe_s01_koutz_kouty_10`, `dc_probe_s02_koutz_kouty_10`, `dc_probe_s03_koutz_kouty_10`, `dc_probe_s04_koutz_kouty_10`, `dc_probe_s05_koutz_kouty_10`, `dc_probe_s06_koutz_kouty_10`, `dc_probe_s07_koutz_kouty_10`, `dc_probe_s08_koutz_kouty_10`, `dc_probe_s09_koutz_kouty_10`, `dc_probe_s10_koutz_kouty_10`, `dc_probe_s11_koutz_kouty_10`, `dc_probe_s12_koutz_kouty_10`, `dc_probe_s13_koutz_kouty_10`, `dc_probe_s14_koutz_kouty_10`, `dc_probe_s15_koutz_kouty_10`, `dc_probe_s16_koutz_kouty_10`, `dc_probe_s17_koutz_kouty_10`, `dc_probe_s18_koutz_kouty_10`, `dc_probe_s19_koutz_kouty_10`, `dc_probe_s20_koutz_kouty_10`)

Each component is implemented as an in-house PDK for Agilent ADS.

# Remaining issues



- Tile-based layout
  - Layout and circuit model are strictly corresponded, which contributes to avoid uncertainty caused by **dummy metals** and **interconnections** between circuit components.
- Measurement
  - mmW measurement is still challenging
  - Accuracy of **de-embedding** becomes a considerably sensitive at mmW frequencies.
- Characterization
  - No fab-provided PDK for mmW circuit design
  - Measurement is not so accurate
  - TEG is very important.

# Outline


- Motivation
- Issues for mmW CMOS Circuits
- ➔ • Device Characterization
  - Transmission line
  - Branch & bend line
  - Transistor
  - Decoupling capacitor
  - 1-stage amplifier
  - DC probe
- De-embedding
- Conclusion

- Network analyzer
  - S-parameter measurement
- RF probe





- Transistors
- Transmission line
- Branch & bend line
- Spiral inductor
- Balun
- Series capacitor
- Decoupling capacitor
- DC pad
- RF pad
- Bonding wire



Initial T.O.

## Initial T.O. for Modeling

- Transistors (CS, CG with various layouts)
- Transmission line (various length &  $Z_0$ )
- Branch & bend line
- Spiral inductor
- Balun
- Series capacitor
- Decoupling capacitor
- De-embedding patterns
- 1-stage amplifier for the model evaluation
- DC probe

## Second T.O.




- Circuit building blocks
- Whole system

Second T.O.


- Motivation
- Issues for mmW CMOS Circuits
- Device Characterization
- ➔ – Transmission line
  - Branch & bend line
  - Transistor
  - Decoupling capacitor
  - 1-stage amplifier
  - DC probe
- De-embedding
- Conclusion

# On-chip Transmission Line

28



Structure



Microphoto

- Guided Micro-Strip (GMS)
- M1-MT ground wall (for density)
- Totally shielding the substrate from the signal line by using M1-M2 grounded-strips

# Model of transmission line

## CPW model (ADS)

CPWSUB

CPWSUB

M2\_b\_w11

H=5.6 um

Er=5.3


Mur=1

Cond=5E+7

T=0.5 um

TanD=0.002

Rough=0 um



CPWG

CPW8

Subst="M2\_b\_w11"

W=10 um

G=15.0 um

L=200 um



TL\_M2b\_w10\_20091104

M2b\_TL5

Length=100

configurable

- To meet measured  $\alpha$ ,  $\beta$ ,  $Q$  and  $Z_0$ , substrate model is individually extracted for each structure.
- RLGC is not good, and S-parameters should also be checked.

# Calculation of Z, $\alpha$ , $\beta$ , and Q

Z,  $\alpha$ ,  $\beta$ , and Q can be calculated from S-parameters.

$$e^{-\gamma l} = \left\{ \frac{1 - S_{11}^2 + S_{21}^2}{2S_{21}} \pm K \right\}^{-1}$$

$$K = \left\{ \frac{(S_{11}^2 + S_{21}^2 + 1)^2 - (2S_{11})^2}{(2S_{21})^2} \right\}^{\frac{1}{2}}$$

therefore

$$Z_0^2 = Z_{\text{ref}}^2 \frac{(1 + S_{11})^2 - S_{21}^2}{(1 - S_{11})^2 - S_{21}^2}$$

$$Q = \frac{\beta}{2\alpha}$$


$$\gamma = \alpha + j\beta$$

W. R. Eisenstadt and Y. Eo, IEEE T-MTT 1992.

# Model of transmission line


31

## T-Line model (detail)




- DC characteristic is separately characterized.
- tanδ and dielectric thickness are frequency-dependent.


# Transmission line (400μm)




**Characteristic impedance**



**Attenuation constant**




**Quality factor**



**Phase constant**

# Verification of T-Line model

1. PAD model is built by measurement results of  $200\mu\text{m}$  and  $400\mu\text{m}$  T-lines.
2. Measurement results of  $100\mu\text{m}$ ,  $200\mu\text{m}$ ,  $300\mu\text{m}$ , and  $400\mu\text{m}$  T-lines are de-embedded by using the PAD model.





\*different TL from the previous one

- Motivation
- Issues for mmW CMOS Circuits
- Device Characterization
  - Transmission line
  - – Branch & bend line
  - Transistor
  - Decoupling capacitor
  - 1-stage amplifier
  - DC probe
- De-embedding
- Conclusion

# Branch & bend modeling

35




with 4 bending parts

with  $200\mu\text{m}$  shunt TL

Each red-box part is characterized as a combination of optimized transmission lines.

# T-junction modeling


36





**dummy metal**

Lower  $Z_0$  TLs are utilized, and  $Z_0$  is adjusted for the measurement results.


Dummy metal causes unexpected response.




# Extracted results of T-junction




A simple analytical model cannot be used.



**300 $\mu\text{m}$  open-stub**  
used for verification





**200 $\mu\text{m}$  open-stub**  
**used for modeling**




**200 $\mu\text{m}$  short-stub**  
used for verification

# Verification with 200 $\mu$ m and 300 $\mu$ m open-stub

39





# Verification with short stub




$200\mu\text{m}$  open-stub

$200\mu\text{m}$  short-stub



$S_{11}$  (1-67GHz)




$S_{22}$  (1-67GHz)


● Meas.  
— Model

# L-Curve modeling

41





4-L-curve




2-L-curve

# Extracted result



$S_{11}$  (1-67GHz)




$S_{21}$  (1-67GHz)

● Meas.  
— Model



normalized by  $20\Omega$

# Verification with 2-bend




- Motivation
- Issues for mmW CMOS Circuits
- Device Characterization
  - Transmission line
  - Branch & bend line
  - – Transistor
  - Decoupling capacitor
  - 1-stage amplifier
  - DC probe
- De-embedding
- Conclusion

- Tr. is modeled from two-port measured results



**Test structure**




**Microphoto**

- Based on BSIM4 model
- Small signal
- With external ind., cap., res.


## Transistor model

# Extracted results of Tr model


46




$S_{11}$



$S_{12}$



$S_{21}$







$S_{22}$


- Motivation
- Issues for mmW CMOS Circuits
- Device Characterization
  - Transmission line
  - Branch & bend line
  - Transistor
- ➔ – Decoupling capacitor
- 1-stage amplifier
- DC probe
- De-embedding
- Conclusion

# MIM capacitor for de-coupling

48



Area efficiency is large, but  
the self-resonance freq. is low.




The regular layout of MIM cap.  
cannot be used at 60GHz.




# TL-shape MIM capacitor

49

parallel plate MIM cap.



TL arranged MIM cap.[1]



[1] T.Suzuki, et al., ISSCC 2008.

[2] Y.Natsukari, et al., VLSI Circuits 2009.


2010/03/22

K. Okada, Tokyo Tech


# Layout of MIM-TLine

50

Extendable for length




MIM TLine structure




Microphoto

# Extracted result of MIM-TLine

51




TLINP  
TL6  
 $Z=2.8 \text{ Ohm}$   
 $L=20 \mu\text{m}$   
 $K=205$   
 $A=70000$   
 $F=60 \text{ GHz}$   
 $\text{TanD}=0.02$   
 $Mur=1$   
 $\text{TanM}=1.8$   
 $\Sigma=0$



$S_{11}$  (1-67GHz)

Characterized as a transmission line





$Z_0$

# Outline

- Motivation
- Issues for mmW CMOS Circuits
- Device Characterization
  - Transmission line
  - Branch & bend line
  - Transistor
  - Decoupling capacitor
- – 1-stage amplifier
  - DC probe
- De-embedding
- Conclusion


A 1-stage amplifier is also used for a verification.




## Schematic

# Simulation vs Measurement

54




$S_{11}$ (gate-side reflection)



$S_{22}$ (drain-side reflection)

# Simulation vs Measurement


55



- Motivation
- Issues for mmW CMOS Circuits
- Device Characterization
  - Transmission line
  - Branch & bend line
  - Transistor
  - Decoupling capacitor
  - 1-stage amplifier
- ➔ – DC probe
- De-embedding
- Conclusion


# DC probe impedance

57



DC pad

On-chip  
de-coupling cap.



100MHz

1GHz

10GHz

100GHz

External de-coupling capacitor works well.  
e.g., DC probe


Supply impedance is not stable.  
Oscillation

On-chip de-coupling capacitor works well.


# DC probe characterization

58

DC  
Probe  
(DUT)



RF  
Probe



ISS Thru

- DC pad/probe is characterized, and it is taken into account in circuit simulation.
- RF pad is also characterized.

# Other modeling issues

- De-embedding
- Transistor layout optimization
- Spiral inductor
- Balun
- RF Pad
- DC probe / bonding wire / bump / filler / PCB


## A modeling approach to design a 60GHz CMOS amplifiers

- 1. Design issue of TL on CMOS chips is different from that of compound semiconductors.**  
e.g., dummy metal, lossy substrate, large conductive loss, etc
- 2. Branch modeling**
- 3. Distributed modeling of de-couple MM cap.**
- 4. Evaluation using a 1-stage amplifier**


- Motivation
- Issues for mmW CMOS Circuits
- Device Characterization
- De-embedding
  - Open-Short, Thru-Only method
  - L-2L method
- Conclusion

# De-Embedding

- **On-wafer probing measurement**
  - Contact pads are needed.
  - Measurement data includes pad parasitic components.
  - At high frequency, parasitic components are not negligible.
- **De-Embedding**
  - Remove parasitic components from measurement data





Measurement



Parasitic elements of contact pads



- Lumped-constant approach
  - Open-Short
  - Open-Short-Thru
  - Thru-only
- Distributed-constant approach
  - L-2L
  - Mangan's method
  - Takayama's method




- **Simple Series-and-Shunt model**
  - $Z_p$  : Shunt parasitic components of contact pad
  - $Z_s$  : Series parasitic components of contact pad
- **T-parameter model**
  - Characterized by 4 or 3 complex parameters

# Open-Short method

65




OPEN





SHORT

## Problem at high frequency




– Ideal short cannot be obtained.



OPEN




SHORT





# Thru-only method

- **Short-Line-Structure**
  - The measurement result is characterized as a “ $\pi$ ”-PAD model.
  - Separate in two symmetric parts
- **Issue of this method at high frequency**
  - The line length must be short.
  - The distance between probes is too short.



**Thru (short line) structure**




**Pad model**

\*H. Ito, et al., IMS 2008

- Motivation
- Issues for mmW CMOS Circuits
- Device Characterization
- De-embedding
  - Open-Short, Thru-Only method
  - – L-2L method
- Conclusion

# L-2L method

- A kind of multi-line de-embedding methods
  - The line length are L and 2L.
    - Not need “Short” or “Thru (Short-Line)”
- De-embed transmission lines from the measurement data
  - Build a pad model
  - The pad model is used to de-embed the pad components from other TEG.



\*J. Song, et al., EPEP 2001

# T-parameters

**S  $\leftrightarrow$  T T-Parameters (Scattering transfer parameters)**




$$T_L \times T_L = T_{2L}$$

- T-parameters can be calculated from S-parameters.
- Series connection of T-parameters can be calculated as a product of T-parameters.
- T-parameters are not reciprocal.

# De-embedding using T-parameters

71





$$T_{L+PAD} = T_{LPAD} \times T_L \times T_{RPAD}$$

If we have  $T_{LPAD}^{-1}$  and  $T_{RPAD}^{-1}$ ,

$$\begin{aligned} & T_{LPAD}^{-1} T_{L+PAD} T_{RPAD}^{-1} \\ &= T_{LPAD}^{-1} (T_{LPAD} T_L T_{RPAD}) T_{RPAD}^{-1} \\ &= T_L \end{aligned}$$

# L-2L de-embedding method

72



$$T_{L+PAD} = T_{LPAD} T_L T_{RPAD}$$

$$T_{2L+PAD} = T_{LPAD} T_{2L} T_{RPAD}$$

$$(T_{2L} = T_L^2)$$

$$T_{L+PAD} T_{2L+PAD}^{-1} T_{L+PAD}$$

$$= (T_{LPAD} T_L T_{RPAD}) (T_{LPAD} T_L^2 T_{RPAD})^{-1} (T_{LPAD} T_L T_{RPAD})$$

$$= T_{LPAD} T_L T_{RPAD} T_{RPAD}^{-1} T_L^{-2} T_{LPAD}^{-1} T_{LPAD} T_L T_{RPAD}$$

$$= T_{LPAD} T_L T_L^{-2} T_L T_{RPAD}$$


$$= T_{LPAD} T_{RPAD}$$

\*J. Song, et al., EPEP 2001


# Thru-only vs L-2L methods

73

## Thru-only method




## L-2L method




Redundant thru-line causes error at mmW frequencies.

## Thru-only method

PAD model for Thru-only method



Redundant thru-line



Error items vs. thru-line length  
@60GHz

$Z_0$  will have more than 2% error.

# Experimental results

75

- CMOS 65nm process
- TL structure
  - Guided Micro Strip
  - $W = 10 \text{ [\mu m]}$ ,  $H = 8 \text{ [\mu m]}$ ,  $G = 15 \text{ [\mu m]}$
  - Length of TLs : 200, 400  $\mu \text{m}$
- Pad structure
  - Signal pad :  $40 \times 60 \text{ [\mu m}^2]$





Photo of TLs



Structure of TL


- Make pad models by each method
- De-embedding of different-length TLs
- Calculate  $Z_0$  of TL from S-parameter
- Compare  $Z_0$ 
  - Calculated from 200 $\mu\text{m}$ -TL
  - Calculated from 400 $\mu\text{m}$ -TL

$$Z_0^2 = Z_{\text{ref}}^2 \frac{(1 + S_{11})^2 - S_{21}^2}{(1 - S_{11})^2 - S_{21}^2}$$


$Z_0$  : Characteristic Impedance  
 $Z_{\text{ref}}$  : Normalized Impedance

[1] W. R. Eisenstadt, et.al., “S-parameter-Based IC Interconnect Transmission Line Characterization”

- Open-short method
  - Characteristic impedances of  $200\mu\text{m}$  and  $400\mu\text{m}$  do not agree with each other.
- Thru-only method
  - The results are unstable.




Open-short method



Thru-only method

# Experimental results (L-2L)

- Characteristic impedance of TLs
  - The impedances of 200 $\mu\text{m}$  and 400 $\mu\text{m}$  agree with each other.
  - The results are stable.



## Characteristic impedance

- Lumped/Distributed de-embedding methods are reviewed.
- L-2L method performs very high accuracy at mmW frequency.
- The conventional Open-Short fails.

- Motivation
- Issues for mmW CMOS Circuits
- Device Characterization
- De-embedding
- • Conclusion

- This tutorial reviews mmW-frequency measurement and characterization of CMOS passive and active devices for designing mmW circuits.
- Tile-based design is required due to dummy metal and parasitic caps.
- Branch and bend are individually characterized.
- L-2L de-embedding method is practical at mmW frequency.

**This work is partially supported by MIC, STARC, NEDO, and VDEC in collaboration with Cadence Design Systems, Inc., and Agilent Technologies Japan, Ltd.**

**Special thanks to Dr.Joshin, Dr.Hirose, Dr.Suzuki, Dr.Sato, and Dr.Kawano of FUJITSU Lab., Ltd. for their fruitful discussion.**