A 0.114-mW Dual-Conduction Class-C CMOS VCO with 0.2-V Power Supply

Kenichi Okada, You Nomiyama, Rui Murakami, and Akira Matsuzawa

Department of Physical Electronics, Tokyo Institute of Technology

2-12-1-S3-28, Ookayama, Meguro-ku, Tokyo 152-8552 Japan

Tel.: +81-3-5734-2258, Fax: +81-3-5734-3764, E-mail: okada@ssc.pe.titech.ac.jp

Abstract

This paper proposes a dual-conduction class-C CMOS VCO for ultra-low supply voltages. Two cross-coupled NMOS pairs with different bias points are employed, which realize impulse-like current waveform to improve the phase noise in the low supply conditions. The proposed VCO was implemented in a standard 0.18 μ m CMOS technology, which oscillates at a carrier frequency of 4.5GHz with a 0.2-V supply voltage. The measured phase noise is -104 dBc/Hz@1MHz-offset with a power consumption of 114 μ W, and FoM is -187 dBc/Hz.

Keywords: VCO, class-C, CMOS, low supply voltage, and impulse sensitivity function (ISF)

Introduction

Recent wireless application, *e.g.*, wireless sensor network, requires low-power and low-voltage oscillators. The low supply voltage has a possibility to save power consumption even if it limits the signal amplitude. The transformer-feedback VCO has been proposed for a low-phase-noise and low-power operation, which performs with the comparable figure-of-merit to the state-of-art VCOs even at a supply voltage below the threshold voltage [1].

For further improvement of phase noise, the class-C VCO is significantly promising in terms of the effective ISF (impulse sensitivity function) [2]. However, the present class-C VCO cannot reduce the conduction angle with the limited supply voltage due to a start-up issue. Therefore, this paper proposes a dual-conduction class-C VCO to realize the reduced conduction angle by two cross-coupled NMOS pairs with different bias conditions as shown in Fig. 1. It will be shown that the proposed VCO can achieve a pseudo class-C operation at ultra-low supply voltages.

Dual-Conduction Class-C VCO

The class-C VCO can improve the phase noise by the concentrated current conduction at the small ISF region [2]. To keep the class-C operation, the following condition has to be satisfied.

$$V_{\rm DD} - A_{\rm t} > V_{\rm gbiasn} - V_{\rm th} + A_{\rm t} > 0 \tag{1}$$

where A_t is the voltage amplitude at drain nodes, V_{gbiasn} is the gate bias of cross-coupled pairs, V_{th} is the threshold voltage, and V_{DD} is the supply voltage. Under the condition of Eq. (1), the phase noise of class-C VCOs can be expressed by the following equation [2, 3].

$$\mathcal{L}(\Delta\omega) = 10 \log \left[N \cdot \frac{1}{2q_{\max}^2 \Delta\omega^2} \left(\Gamma_{R_{t},\mathrm{rms}}^2 \overline{i_{R_{t}^2}} / \Delta f + \Gamma_{i_{\mathrm{ds1}},\mathrm{rms}}^2 \overline{i_{\mathrm{ds1}}^2} / \Delta f + \Gamma_{i_{\mathrm{ds2}},\mathrm{rms}}^2 \overline{i_{\mathrm{ds2}}^2} / \Delta f \right) \right] (2)$$

$$= 10 \log \left[\frac{k_{\mathrm{B}}T(1+\gamma)R_{\mathrm{t}}}{NQ^2 A_{\mathrm{t}}^2} \frac{\omega^2}{\Delta\omega^2} \right]$$
(3)



Fig. 1. Schematic of a dual-conduction CMOS class-C VCO.



Fig. 2. MOS current waveform of single- and dual-conduction class-C VCOs under the same signal amplitude ($A_{\rm t}=3/4*V_{\rm DD}$, and $V_{\rm th}=5/2*V_{\rm DD}$).



Fig. 3. Voltage waveform of the proposed VCO for drain and both gate voltages.

where N is the number of resonators (2 for differential VCOs), where $k_{\rm B}$ is Boltzmann's constant, T is the absolute temperature, γ is the MOS channel noise factor, and $R_{\rm t}$ is the tank impedance. Note that the phase noise of the proposed dualconduction class-C VCO can also be expressed by Eq. (3).

According to Eq. (3), the methods to improve the phase noise are (1) increase of A_t , (2) improvement of Q, and (3) reduction of R_t under the complete class-C operation. Moreover, the conduction angle should be reduced to improve the figure-of-merit [2, 3]. Fig. 2 shows current waveforms of the conventional single-conduction and the proposed dual-conduction VCOs. Here, the conduction angle $2\Phi_n$ is defined as $\cos(\Phi_n) = (-V_{\text{gbias}n} + V_{\text{th}})/A_{\text{t}}$. Tank amplitude in voltage A_{t} should be less than V_{DD} for the class-C operation according to Eq. (1), which is severe especially at the low supply voltage. The overdrive voltage $(V_{\text{th}} - V_{\text{gs}})$ cannot also be reduced for the robustness of oscillation start-up.

Therefore, the proposed dual-conduction class-C VCO has two cross-coupled NMOS pairs with different conduction angles $2\Phi_1$ and $2\Phi_2$ as shown in Fig. 1. Fig. 3 shows voltage waveforms at drain and both gate nodes, which also explain the condition of class-C operation. In the proposed VCO, Φ_2 is designed as near $\pi/2$ for the robust start-up, and corresponding transconductance(β_2) is kept small to reduce total current consumption. Φ_1 can be kept small independently of the start-up robustness to improve the figure-of-merit, so the proposed VCO can achieve small conduction angles equivalently as shown in Fig. 2.

For example, in case of Figs. 2 and 3, Φ_1 and Φ_2 are $\pi/5$ and $\pi/2$, respectively, for the proposed dual-conduction VCO. Φ_0 is 0.4 π for the conventional single-conduction VCO. V_{dd} is 0.2 V, Q is 10, and R_t is 400. The signal amplitudes A_t is kept equal by adjusting the transconductance. The phase noise, power consumption and FoM of the dual-conduction one are calculated as $-109 \,\text{dBc/Hz}@1\text{MHz}$ at 5 GHz, 0.162 μ W, and 191 dBc/Hz, respectively, $-106 \,\text{dBc/Hz}@1\text{MHz}$, 0.168 μ W, and 188 dBc/Hz for the single-conduction one. 3 dB improvement in FoM can be confirmed in this condition, which is caused by the larger conduction angle of the single-conduction one under the low supply voltage condition.

Measurement Results

Fig. 4 shows a chip micrograph of test circuit. The chip size was 0.29 mm², excluding the pad and output-buffer area. The phase noise shown in Fig. 5 was measured at 0.2-V and 0.3-V supply voltages. The measured phase noise at the 0.2-V operation is -104 dBc/Hz@1 MHz-offset with a power consumption of 114μ W. V_{gbias1} and V_{gbias2} are 0.45 and 0.55, respectively. The oscillation frequency is 4.5 GHz, and the phase noise corner is $200 \text{ kHz} \sim 300 \text{ kHz}$. The figure-of-merit(FoM) is 187 dBc/Hz. Table 1 summarizes performances of the conventional and the proposed VCOs, and the proposed VCO can perform at the 0.2-V power supply with the comparable FoM to the state-of-art VCOs.

Conclusion

The present paper has proposed and demonstrated a dualconduction class-C VCO, which realizes impulse-shape current



Fig. 5. Measured phase noise at the 4.5-GHz oscillation frequency.

conduction even at the low supply voltage. The implemented VCO can operate at a 0.2-V power supply with the figure-of-merit of 187 dBc/Hz.

Acknowledgements

This work was partially supported by MIC, STARC, and VDEC in collaboration with Cadence Design Systems, Inc., and Agilent Technologies Japan, Ltd.

References

- K. Kwok, and H. C. Luong, "Ultra-Low-Voltage High-Performance CMOS VCOs Using Transformer Feedback," IEEE Journal of Solid-State Circuits, vol. 40, no. 3, pp. 652-660, March 2005.
- [2] A. Mazzanti, and P. Andreani, "Class-C Harmonic CMOS VCOs, With a General Result on Phase Noise," IEEE Journal of Solid-State Circuits, vol. 43, no. 12, pp. 2716-2729, Dec. 2008.
- [3] P. Andreani, X. Wang, L. Vandi, and A. Fard, "A Study of Phase Noise in Colpitts and LC-Tank CMOS Oscillators," IEEE Journal of Solid-State Circuits, vol. 40, no. 5, pp. 1107-1118, May 2005.

	[2]	[1]	[1]	This work	
Technology	$0.13\mu m$ CMOS	$0.18\mu m$ CMOS	$0.18\mu m$ CMOS	$0.18\mu\mathrm{m}\mathrm{CMOS}$	
Supply voltage	1.0 V	0.5 V	0.35 V	0.3 V	0.2 V
Power consumption	1.3 mW	0.57 mW	1.46 mW	0.159 mW	0.114 mW
Oscillation frequency	4.9 GHz	3.8 GHz	1.4 GHz	4.5 GHz	4.5 GHz
Phase noise	-130 dBc/Hz	-119 dBc/Hz	-129 dBc/Hz	-109 dBc/Hz	-104 dBc/Hz
	@3MHz-offset	@1MHz-offset	@1MHz-offset	@1MHz-offset	@1MHz-offset
FoM	196 dBc/Hz	193 dBc/Hz	190 dBc/Hz	190 dBc/Hz	187 dBc/Hz
Chip area	$0.50{ m mm^2}$	$0.23 \rm{mm^2}$	$0.76{ m mm^2}$	$0.29\mathrm{mm}^2$	
Topology	Class-C (single)	TF	TF	Class-C (dual)	

TABLE 1. Performance summary