

# A 6bit, 7mW, 250fJ, 700MS/s Subranging ADC

Yusuke Asada<sup>\*1</sup>, Kei Yoshihara  
Tatsuya Urano, Masaya Miyahara  
and Akira Matsuzawa

*Tokyo Institute of Technology, Japan*

# Outline

---

- 1. Motivation**
- 2. Conventional issues**
- 3. Proposed circuit**
- 4. Experimental results**
- 5. Conclusions**

# Outline


---

- 1. Motivation**
2. Conventional issues
3. Proposed circuit
4. Experimental results
5. Conclusions

# Motivation

- **6~7 bit, around 1GS/s** ADCs have many applications.
  - Disk drive front-ends
  - Ultra wideband receivers
- **Ultra low power ADC** IP cores are needed for portable applications and Green IT regulation.
- Conventional ADC has difficulty **adjusting to deep submicron technology**.
  - Increasing  $V_T$  mismatch
  - Lowering supply voltage
  - Degradation of intrinsic gain of MOS FET

# ADC architectures



6~7bit, around 1GS/s operation

Flash → Poor power efficiency

SAR → Extremely high speed CLK (6GHz~)


Subranging → Good balance

# Outline

---

1. Motivation
- 2. Conventional issues**
3. Proposed circuit
4. Experimental results
5. Conclusions

# Issue of reference voltage generation <sup>7</sup>




[10] K. Ohhata, ASSCC 2008

## Resistor ladder + SW MUX:

- **Static power consumption** in resistor ladder
  - Resistance should be low for **fast settling**.
- Trade-off between **power consumption** and **settling time**.

# Power consumption for offset cancellation<sup>8</sup>



## Preamplifier + Comparator :

- The preamplifier consumes a static power
- Gain is degraded in deep submicron device
- Offset cancellation of the preamplifier is needed.


➔ Cascade amplifier have disadvantage in power and area.

# Outline

---

1. Motivation
2. Conventional issues
- 3. Proposed circuit**
4. Experimental results
5. Conclusions


# Proposed system



## System Configuration

- **Redundancy encoding**  
→ Correct conversion error of coarse ADC
- **Fine block Interleaving**  
→ Reduce conversion cycle from 2 to 1.
- **Proposed fine block (CDAC + Fine ADC)**  
→ Reduce power in Fine ADC & Reference Voltage Gen.

# Detail of proposed circuit



## Proposed Circuit

1. **Capacitive DAC (C-DAC)**
2. **Gate-weighted interpolation (GWI)**
3. **Digital offset calibration**



→ Fine block consumes **no static power.**

## Conventional Circuit



# 1. C-DAC

$D\langle n \rangle = 1 \rightarrow V_{REFP}$   
 $D\langle n \rangle = 0 \rightarrow V_{REFN}$



$$V_{OUT} = \frac{16C_U}{16C_U + C_P} (V_{IN} - V_{DAC})$$



Advantage :

- Operating as **S/H circuit**
- **No static power consumption** (  $360\mu\text{W}@1\text{GHz}$  )
- Smaller  $C_U$  realize **faster settling time**  
 $(t_{DAC} = 3.4 r_{on} C_U < 80\text{ps} @ r_{ON} = 1\text{k}\Omega, C_U = 15\text{fF})$

Disadvantage :  $C_P$  causes **gain error**.

→ **Interpolation comparator** overcomes the disadvantage.


# Conversion mechanism of interpolation



$$V_{Pi} = \frac{(8 - i)V_{INPa} + iV_{INPb}}{8}, \quad V_{Ni} = \frac{(8 - i)V_{INNa} + iV_{INNb}}{8}$$

- **No reference voltage** is required for each comparator.
- comparator threshold is **NOT sensitive to CDAC gain error**

## 2. Gate-weighted interpolation



### Long channel device

$$I_{DS1} = \beta \frac{W_a + W_b}{L} (V_{Pi} - V_T)^2$$

$$\Rightarrow I'_{DS1} \neq I_{DS1}$$

### Deep submicron device

$$I_{DS1} \approx \alpha (W_a + W_b) (V_{Pi} - V_T)$$


$$\Rightarrow I'_{DS1} \approx I_{DS1}$$

Advantage : **Power consumption increases very little.**

Disadvantage : **Interpolation error** because of non-linear characteristic of MOS FET.

→ Interpolation error is only less than **0.3%**.

# 3. Digital calibration




Advantage:

- **Low power operation** (63 fJ/conv.)
- Input noise is improved ( $\sigma=0.7mV_{RMS}$ )

Disadvantage: **Latch speed is slightly slowed down.**


→ However, comparator can operate precisely over **2GHz.**

# Monte Carlo simulation



Offset variation is reduced **from  $9\text{mV}_{\text{RMS}}$  to  $0.9\text{mV}_{\text{RMS}}$ .**

# Comparator layout



Proposed comparator achieves low power, high accuracy and small area at the same time.


# Outline

---

1. Motivation
2. Conventional issues
3. Proposed circuit
- 4. Experimental results**
5. Conclusions


# Chip photo & Layout

- 6 bit ADC has been realized in a 90 nm 10M1P CMOS technology with a chip area of 0.13mm<sup>2</sup>



# DNL, INL


VDD=1.2V, after Calibration



- **DNL : +/- 0.6LSB      INL : +/- 0.8LSB**

# SNDR, SFDR vs. $f_s$


$V_{DD}=1.2V$ ,  $f_{IN}=50MHz$



- Offset calibration improves SFDR by **5dB**.

# SNDR, SFDR vs. $f_{IN}$

$V_{DD}=1.2V$ ,  $f_s=700MS/s$



• SNDR is 34dB (ENOB = 5.3) at Nyquist frequency

•  $P_{TOTAL}=7mW$  @  $f_s=700MS/s$

→ **FoM = 250fJ/conv.**

$$FoM = \frac{P_{TOTAL}}{2^{ENOB} \cdot f_s}$$

# Performance summary

Proposed circuits has realized **the best power efficiency.**

	[1]	[2]	[3]	[4]	[6]	This Work
Resolution(bit)	6	6	6	6	6	6
fs(GS/s)	0.8	1.2	0.7	<b>1.25</b>	1	<b>0.7</b>
SNDR(DC/Nyq.)	35/32	34/33	31/30	34/28	35/33	<b>35/34</b>
Pd (mW)	12	75	24	32	30	<b>7</b>
Active area(mm <sup>2</sup> )	0.13	0.43	<b>0.052</b>	0.09	0.18	<b>0.13</b>
FoM(pJ)	0.44	2.17	1.31	1.22	0.8	<b>0.25</b>
CMOS Tech.(nm)	<b>65</b>	130	130	130	90	90
Architecture	Flash	Flash	Pipeline	2b-SAR	Subrange	Subrange

[1] C-Y. Chen, VLSI Circuits 2008.

[2] B-W. Chen, A-SSCC 2008.

[3] F. C. Hsieh, A-SSCC 2008.

[4] Z. Cao, ISSCC 2008.

[6] Y. C. Lien, A-SSCC 2008.

# Outline

---

1. Motivation
2. Conventional issues
3. Proposed circuit
4. Experimental results
- 5. Conclusions**

# Conclusions

- We have proposed ultra low power subranging ADC, which is suitable for deep sub-micron technology.
  - DTL comparator with digital calibration
    - Good power efficiency(63fJ/conv.)
    - Low offset variation ( $0.9\text{mV}_{\text{RMS}}$ )
  - CDACs and gate-weighted interpolation
    - Good power efficiency(CDAC:360 $\mu$ W@1GHz)
    - Fast settling time (< 80ps)
    - Without any reference voltage for sub-scale
  
- Proposed circuit has good power efficiency for high speed operation. (FoM 250fJ/conv. )

---

**Thank you  
for your interest!**