

High speed ADCs: History and future

along with my life

Akira Matsuzawa

Department of Physical Electronics
Tokyo Institute of Technology

2008.04.24

NTU A. Matsuzawa



Contents

2



- **History of high speed ADCs along with my life**
- **Current issues and future of ADCs**
 - Issues of pipeline ADCs
 - Revolution of SA ADCs
 - Fight back of pipelined ADCs
 - What determines FoM
- **Summary**

History of high speed ADCs along with my life

2008.04.24

NTU A. Matsuzawa



Start to develop ADCs



I joined Matsushita electric in 1978 after graduate from MS of Tohoku Univ.

In 1979, I started to develop video-rate ADCs in Central research Lab.

In 1979, Panasonic released the monumental VTR that realized world first long play (2H → 6H) recording and became world top video supplier. 10B\$/year !!

This product must be the treasure of analog technology .

Panasonic
=Matsushita Electric



1979, in front of Central research Lab.




Panasonic VHS Video NV-6000, 1979

Basic technologies for digital systems

5

At that time,
Panasonic already started the development of digital video & TV systems.

Network, Communication
Storage media systems



- RF
- Optical I/F
- Cable drive
- Signal Generation

- A/D Converter
- D/A Converter

- Mod/ Demod
- Channel select
- Error correction
- Protocol
- Encryption

- MPEG2, 4
- DSP
- Codec

Analog technology


Digital technology

Video ADC board at 1980

A video rate ADC is the serious bottle neck for the digital consumer products.

My mission was to develop ADCs of which cost and power are low enough for consumer use.

10bit 14.3MHz ADC \$10,000, Pd=20W !!




Analog Devices Inc.

Development of ADCs for digital consumer products

7

TOKYO TECH
Pursuing Excellence

I developed many ADCs to realize new digital consumer products




Japan first video-rate 8b ADC

I succeeded to develop Japan first video-rate 8b ADC, in spite of my first work.

My first IC design At 1981

Bipolar (3um)
8b, 30MS/s, 0.7W



World first monolithic Video-rate 10b ADC

9

TOKYO TECH
Pursuing Excellence


Only way to realize 10b video-rate ADC was to use high precision bipolar and array of comparators → Flash ADC

This ADC contributed to

T. Takemoto and A. Matsuzawa,
JSC, pp.1133-1138, 1982.

Bipolar (3um)
10b, 20MS/s, 2W
\$ 800

Realization of world first HDTV
world first digital TV studio



2008.04.24

NTU A. Matsuzawa






Issue of flash ADC

10



Rapid increase of power dissipation $P_d, Area \propto 2^N$

Tough requirement for mismatch, 0.1mV → Low yield




We developed ADC suitable for commercial HDTV receivers.

Two step parallel with interpolation

A. Matsuzawa ISSCC 1990.

Bi-CMOS



Board for world first commercial HDTV receiver



Invention of the interpolation method


12



Compare interpolated amplified signals by resistor ladder


Philips group is another inventor

R. van der Grift, JSC, SC-22, 1987.



Remarkable invention award in 1994

A. Matsuzawa ISSCC 1990.




Effect of the interpolation method

13

Equivalent V_q is G times larger → relax mismatch

Effect of offset of amplifier to DNL can be reduced by m: # of interpolation


High production yield



(a) A/D変換動作

2008.04.24

$$\sigma_{off}^2 = \left(\frac{\sigma_{diff}}{m} \right)^2 + \left(\frac{\sigma_{comp}}{G} \right)^2$$




(b) A/D変換特性

NTU A. Matsuzawa

Ultra-high speed ADCs


14




Ultra-high speed ADCs have been developed.

8b, 120MHz, (1984) M. Inoue and A. Matsuzawa, ISSCC 1984
JSC. SC-19, 1984
World fastest 8b ADC

Contributed to the realization of HDTV camera and Digital oscilloscope



8b, 600MHz ADC (1991)
World fastest 8b ADC A. Matsuzawa, VLSI symposia 1991



A. Matsuzawa, ISSCC 1991


6b, 1GHz ADC (1991)

World fastest in production
(Dual Parallel method)

Contributed to Digital oscilloscope

Ultra fast 10b 300MHz ADC


World fastest 10b ADC contributed to high speed optical communication for HDTV signals.



1.2um Bipolar

Bipolar 10b 300MHz, 4W

H. Kimura and A. Matsuzawa, VLSI Symposia '92
JSC, SC-28, 1993.




Interpolated parallel scheme

17


Relax mismatch → use of high speed transistors

High speed and high accuracy flash ADCs


Parallel



Interpolated parallel



Amplified signal is applied




並列型A/D変換方式

R&D 100 Award in 1994

18



Breakthrough in ultra fast signal processing




Digital Camera system

19

TOKYO TECH
Pursuing Excellence

Digital camera system required ultra-low power ADCs

At that time, ADC consumed several 100 mW !!




Development of low power CMOS ADC and DAC

20

TOKYO TECH
Pursuing Excellence

Digital handy VCR needs
CMOS ADCs and DACs

1991



CMOS 8b ADC

CMOS 8b 3ch DAC

Early stage mixed signal CMOS LSI for CE

21




Success of CMOS ADC and DAC enabled low cost mixed signal CMOS LSI.
This also enabled low cost and low power digital portable AV products.


1993 Model: Portable VCR with digital image stabilizing

A. Matsuzawa, "Low-Voltage and Low-Power Circuit Design for mixed Analog/Digital Systems in Portable Equipment," IEEE Journal of Solid-State Circuits, Vol.29, No.4, pp.470-480, 1994.

6b Video ADC Digital Video filter



System block diagram



2008.04.24

NTU A. Matsuzawa


Sub-ranging ADCs

Multi-step conversion can reduce the # of comparators.
 As a result, small power and area.
 However, it needs high precision comparators.


10bits : Flash; $2^N - 1 = 1023$

$$\text{two step; } 2 \left(2^{\frac{N}{2}} - 1 \right) = 62$$

N. Fukushima, ISSCC 1989



Slide gauge



Chopper inverter comparator

CMOS has very large mismatch voltage and couldn't be used in ADC.


Offset cancel and signal sampling with simple circuit

This invention opened the door of CMOS ADCs

Pros: Simple, low power, small area, low voltage, and sample and hold action


Cons: large absolute offset, suffer the power supply noise, sensitive to V_{dd} .

A. Dingwall, JSC, SC-14, 1979




S1, S2:ON, S3:OFF; Signal sampling

S1, S2:OFF, S3:ON; Offset cancel and amplify



Two step parallel ADC

A two step parallel ADC needs signal sampling function.
CMOS can realize it.



Realizing simultaneous signal sampling
2 channel lower conversion units realize two times higher operation
Overlap scheme relaxes needed offset voltage for comparators

Ultra low power CMOS 10b ADC


25

TOKYO TECH
Pursuing Excellence


To realize the digital handy video camera, Ultra low power ADC was needed.
We could develop world lowest power video-rate 10b, CMOS ADC.

CMOS 10b, 20MS/s, 30mW

K. Kusumoto, A. Matsuzawa
ISSCC '93, JSC 1993.



@0.8umCMOS ADC




Invention of capacitive interpolation


26

Simple circuits; switch, capacitors, and inverters


Amplify, offset cancel, interpolation, sampling



Relax mismatch
Reduce # of inverters




回路状態1, INV1a, INV1b: 増幅状態, INV2: バイアス状態




回路状態2, INV1a, INV1b: バイアス状態, INV2: 增幅状態

Interpolation can generate accurate intermediate references which are between two references. Thus step sizes are almost equal, even though mismatch voltages are large.



K. Kusumoto and A. Matsuzawa
JSC, pp. 1200-1206, 1993.




Mixed signal tech. ; Digital read channel

28

TOKYO TECH
Excellence

Digital storage also needs high speed mixed signal technologies.




Progress in ultra-high speed ADCs

29




High speed ADCs have reduced power and area down to be embedded.



World fastest 6b ADC

6b, 1GHz ADC
2W,
1.5um Bipolar

A. Matsuzawa, SSCC 1991



World fastest CMOS ADC

K. Sushihara and A. Matsuzawa, ISSCC 2000.


6b, 800MHz ADC
400mW, 2mm²
0.25umCMOS



World lowest Pd HS ADC


K. Sushihara and A. Matsuzawa, ISSCC 2002.

7b, 400MHz ADC
50mW, 0.3mm²
0.18umCMOS




CMOS comparators


There are many types of comparator circuits,
However all need static current.




(a)



(c)



(b)



(d)


Low power CMOS comparator

31



A CMOS comparator is low power because of no need of static current.

No static current
Differential comparison
Interpolation action
High speed



T.B.Cho., et al., J.S.C., Vol.30,
No.30, pp.166-172, Mar. 1995.

Interpolation action



$$G_1 = K_p \left[\frac{W_1}{L} (V_{in1+} - V_{th}) + \frac{W_2}{L} (V_{in2+} - V_{th}) \right]$$
$$G_2 = K_p \left[\frac{W_1}{L} (V_{in1-} - V_{th}) + \frac{W_2}{L} (V_{in2-} - V_{th}) \right]$$

$$\text{if } W_1 : W_2 = \frac{m-n}{m} : \frac{n}{m}$$

$$\text{then, } (m-n)V_{in1+} + nV_{in2+} = (m-n)V_{in1-} + nV_{in2-}$$

Dynamic comparator

No static current and can realize interpolation without current consume, resistive interpolation.



7b, 450MHz, 50mW CMOS ADC


33

TOKYO TECH
Pursuing Excellence

A 7b, 450MHz, 50mW CMOS ADC has been developed for the mixed signal SoC

This power dissipation is about 1/10,
compared with the conventional high speed ADCs.

K. Sushihara and A. Matsuzawa, ISSCC 2002.




Mixed signal SoC for DVD RAM system

34



Digital read channel can realize high readability
for weak signal from DVD RAM pickup.

World fastest and highly integrated mixed signal CMOS SoC



S. Goto... A. Matsuzawa, ISSCC 2001.
JSC 2001.

0.18um- eDRAM

24M Tr
16Mb DRAM

500MHz
Mixed Signal


Full DVD system integration in 0.13um tech.

35

TOKYO TECH
Pursuing Excellence

Advanced mixed signal SoC has been successfully developed.

Okamoto,..., A. Matsuzawa., ISSCC 2003, JSC 2003. 0.13um, Cu 6Layer, 24MTr




Cost reduction in DVD Recorder

36



One-chip integration of hole DVD system has been realized.
This makes circuit board simpler and contributes to the cost down,
as well as performance up.

'2000 Model



'2003 Model




Power and area reduction of video-rate 10b ADCs


37

Power and area of ADC have been reduced continuously.
Currently, ADC can be embedded on a chip

Power reduction





Area reduction



Power and area reduction of video-rate 10b ADCs

38



M. Hotta et al. IEICE 2006, June


Developed mixed signal CMOS LSIs

39


TOKYO TECH
Pursuing Excellence

5G RF LAN

12b 50MHz ADC 2ch
12b 50MHz DAC 2ch




Digital network
1394b (1GHz)



AFE (Analog Front End)


AFE for Digital Camera

12b 20MHz ADC+AGC






AFE for ADLS

12b 20MHz
ADC+DAC



2GHz RF CMOS



IEEE fellow

Elected IEEE fellow in 2002

